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The number of Internet of Things (IoT) devices are expected to cross 26 billion by 2020.
Processing such huge amounts of data will increase the load of data centers and communi-
cation links. One of the techniques to address the challenge is to enable computation and
analytics near the sensor node. It is not always required to store all the sensor data. We
use gesture recognition, ECG classification as some of the examples to demonstrate the
proposed work on in-sensor computation. Gesture recognition is a key enabler for human
machine interfaces. Human machine interfaces continue to make remarkable advances as
we enable new modalities of interaction and control. Beyond the traditional keyboard and
mice, such smart devices enable advanced user interfaces, like voice command and control,
camera and GPS based sensors and interfaces, as well as touch screens and displays. One
key requirement of such interfaces is the “always on” capability, where the sensor needs
to be perpetually vigilant and look out for user commands. Enabling such a capability,
typically requires prohibitively high power consumption. In particular, in camera based
systems, the problem is exacerbated by the high power consumption of the pixel arrays and
the interface circuits. The power cost of continuously capturing and analyzing videos is so
high that most systems require physical input from the user before accepting commands.
To address this issue, a “wake up” camera front-end allows a sensor node to continuously
acquire videos and monitor for a trigger that will wake up the back-end when necessary,
thus enabling exciting new usage models.
Fig. 1.1 (a) shows the typical gesture recognition system. It includes a pixel array
followed by an analog to digital converter (ADC). Pixel array provides voltage correspond-
ing to the intensity of the image. Analog to digital converter provides a digital code cor-
responding to pixel voltage. Digitized intensity values are fed to CPU/GPU to perform
1
gesture recognition. If the gesture of interest is found, it is quantized and transmitted to
the back-end server for further processing. Fig. 1.1 (b) shows typical power numbers for
different blocks involved in gesture recognition and transmission. Digital processors like
CPU/GPU dominates the power of the entire system. In our work we propose sensors and




























Figure 1.1: (a) Typical gesture recognition system (b) Computing power across different
components [1]
Fig. 1.2 illustrates the landscape of self-powered sensor nodes and shows the power re-
quirement of various electronic devices and the amount of power that can be harvested from
various sources like solar energy, thermal, mechanical etc. In particular, for image/video
processing and classifications we need high computational power. CPU, GPU and FPGA’s
are typically used to perform gesture recognition and object classification on video data
[2, 3]. However, for “always on” front-ends where the objective is trigger identification
and not continuous gesture recognition, high performance (and hence high power) are not
optimal. Instead vision specific MCUs, DSPs and ASIC’s are more attractive for self-
powered devices, since they exhibit: (1) power dissipation in the order of hundreds of mWs
(a 10X reduction compared to CPUs), (2) compact size and low thermal requirements, (3)
sufficient computational ability for “always on” applications. We present an “always-on”
system using Black-fin DSP processor. Camera front ends which require column parallel
2
ADC’s consume power in the range of 10’s of mW and ADC’s in itself consume power in
the range of 100µW-1mW. Therefore, it is crucial to reduce the ADC power. We propose
voltage and time based matrix multiplying ADC (MMADC) designs. We demonstrate cir-
cuit topologies as well as measurement results. MMADCs act as an in-sensor computation
element which reduces the power of the back-end processing significantly. We propose
fixed point, non-linearity aware training procedure which maintains accuracy compared to














































Figure 1.2: The landscape of self-powered electronic devices
Autonomous micro-robots are finding a significant application in disaster management.
Robots can go into areas where to remotes areas to perform critical works like turning off
the valves which are considered to be dangerous to be carried out by humans. One of
the essential aspects of the micro-robot is the integration of sensor, actuator, the processor
within itself. In most of the disaster management areas, the robot will not have access
to GPS. Therefore, edge computing becomes very crucial. We propose an autonomous




Reported works on gesture recognition, low power sensor front-end circuits are described
in this section.
2.1 Gesture recognition systems
Traditional gesture recognition systems are power inefficient and run on batteries or even
AC power supplies [2, 4]. A non-appearance based low-power gesture recognition sys-
tem [5] has been proposed. Relying on the wireless signal trigger by the gestures, the
performance of this system is limited by the short sensing distance and is sensitive to
environmental noise. They recognize very simple gestures like the flick, push etc. For
the security-related applications, we need to be able to recognize more complex gestures.
Reported works in [2, 4] show gesture and posture classification using FPGA and CPU
respectively. Both of the demonstrations require high voltage DC supplies. To have better
portability, mobility and longer battery life, we envision designs where the gesture recogni-
tion system is sustained by energy harvested from the environment. We, therefore, focus on
reducing the energy consumption of the more robust appearance-based approaches. With
rapid advances in energy harvesting, it is enticing to think about a camera front-end which
is powered by photo-voltaic cells (PV), thus paving the way for light-powered, smart, “al-
ways on” cameras.
Typical gesture recognition system includes pixel array followed by an analog to dig-
ital converter. Pixel array provides a voltage corresponding to the intensity of the image.
Digitized intensity values are fed to CPU/GPU to perform gesture recognition. If the ges-
ture of interest is found, it is quantized and transmitted to the back-end server for further
processing. It is highly crucial to use ASIC’s, DSP processors for computation and reduce
4
the power.
2.1.1 Always ON image sensors
Previously reported works [6] [7] feature “always on” image sensors to capture images.
Even though they perform low-power image capture, they don’t perform activity recogni-
tion. The power for computation also needs to be reduced to a significant extent. The power,
energy spent in transmitting the data is not accounted for in the reported work [6] [7].
In particular, for image/video processing and classifications we need high computa-
tional power. CPU, GPU and FPGA’s are typically used to perform gesture recognition and
object classification on video data [2, 3].
2.2 Low power camera front-end circuits
ADC produces a digital output corresponding to pixel intensity. ADC consumes most of
the power in an image sensor. There has been extensive work on compressive sampling
high speed ADC architectures reported in [8] [9] [10]. In contrast to existing algorithms
which work directly in the pixel domain [11], we extract image features in the compressive
domain, which are linear random combinations of pixel values, followed by smashed filter
based classification. Conventional compressed domain sensor front-ends include Nyquist
ADCs followed by all-digital compression Fig. 2.1 [12]. This is typically followed by
digital classifiers. For example, back-end support vector machines (SVMs) have been
demonstrated in [12] for bio-medical applications. These all-digital techniques do not take
advantage of the energy-efficiency of mixed signal (MS) design. Latency involved in A
to D conversion and classification is non-trivial. Embedding signal conversion along with
classification has recently gained attention with hardware demonstrations in [13] [14]. Em-
bedded signal conversion and computation helps to reduce the power significantly since
the classification is performed along with A to D conversion. Embedded signal conver-
sion/classification increases the throughput of the entire system by a factor of 2-4X. The
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circuits reported in [13][14] operate on static images and applications related to image
processing. However, a significant portion of the embedded applications on video data-
streams, like gesture recognition, localization of moving objects etc. require the system to
operate on the difference of frames. Also, the A to D converters reported in [13][14] oper-
ate in Nyquist speed, therefore, power efficiency is drastically reduced. The work reported
in [14] reduces energy per compute however it uses convolutional neural network (CNN)
classifier which is computationally expensive and uses analog accumulators for storing the
intermediate outputs. Accumulating the values in the analog domain reduces the dynamic
range of the output and reduces the classification accuracy. Research reported in [13] and














Figure 2.1: Traditional CD classifier [12]
Most of the video processing/object localization tasks operate on the difference of im-
age frames. Object localization algorithms require parameter such as motion centers to be
extracted. This is a highly computationally expensive process [15][16].
2.3 ADC Architectures for CS Image Acquisition
In prior work for obtaining compressed domain data, both analog and digital techniques
have been used to perform compressive measurements from the raw data. Typically, ana-
log implementations of compressed sensing suffer from low Signal to Noise Ratio (SNR)
and require an analog to digital converter to improve accuracy[17][18]. Resistor based
compressed sensing multiplexor reported in [19], suffers from static power dissipation and
the number of inputs (n) is limited, making it suitable for RF receiver applications only.
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To overcome some of the disadvantages of analog CS circuits, [20] has proposed com-
pression in the digital domain. Fig. 2.2. a) shows the technique proposed in [20]. The
entire analog signal is converted into the digital domain by high-speed ADCs and the CS
encoder does compression in the digital domain. This is mostly suited for bio-medical ap-
plications where the number of input channels is limited. However, for CIS of a typical
256 ∗ 256 size, ADC would need to acquire all the samples and then convert to the digital
domain. The number of measurements by the ADC will not be reduced and it defeats the
purpose of compressed domain data acquisition. Further, the size of digital CS encoder
grows exponentially with the number of inputs. CS encoders will further add significant
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Figure 2.2: a) CS encoder on acquired samples of ADC[20] b)Simultaneous compression
and quantization within [21]
Fig. 2.3 shows the smashed filter based object classification technique. Input im-
age/signal is vectorized into a single column format. The vectorized column (Di1,...,DiN )
is multiplied using the random matrix of size M*N (where M<<N). The compressive mea-
surements are denoted by (y1, ....yn). The number of compressive measurements is given
by: (M ∗N /No. of parallel inputs or processing). Vectorized K templates as X(α), where
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α represents the training set elements.
α̂∗ = arg max
α
XT (α)ΦT .y (2.1)
The above process is known as smashed filtering [22] which is akin to matched filter-
ing in the CD. It can be decomposed into multiplication with a compression matrix Φ, a
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Figure 2.3: (a) Compressed Measurements (b) Classification of compressed measurements
using smashed filter
To overcome the limitations of data acquisition followed by compressed domain mea-
surements, Oike et.al, has proposed a CS camera through simultaneous averaging and quan-
tization of pixels using a Σ−∆ ADC [21]. Fig. 2.2. b) shows the schematic of the resetting
Σ −∆ ADC used for such linear measurements. Pixel values are multiplied with random
numbers (from the φ matrix) sequentially and passed to the input of the Σ−∆ ADC. This
approach requires m measurements; however it requires n conversion cycles for one mea-
surement. This architecture requires a 16 ∗ 16 block for linear measurement. For each
measurement of the block, the resetting Σ −∆ ADC needs 256 clock cycles. During this
conversion period, all the high gain amplifiers will remain on and consume power. Hence,
for lowering the total power dissipation, faster conversion with the opportunity for power
gating once the conversion is complete, will be critical.
Once compressed domain data is acquired, the image is often used for online classi-
fication to detect potential trigger signals. For such in-situ classification [13] and trigger
identification, 8bits of inputs are sufficient. Further, it has been shown that for most of
8
the machine learning applications moderate resolution (6-8bits) is sufficient[23][24]. Fig.
2.4 a) shows the Energy per conversion with respect to the Signal to Noise and Distortion
ratio (SNDR) for state of the art SAR, Pipeline, VCO and Σ−∆ ADCs. SNDR is related
to effective number of bits (ENOB = (SNDR − 1.76)/6) [25]. From this plot, we can
observe that SAR ADC, VCO ADC’s have best FOM (order of 10 − 1000fJ/conv) for
moderate resolution (6-8 bits). Pipeline ADCs also have competitive FOM for moderate
and high-speed applications. Fig. 2.4 b) shows classification accuracy vs ENOB. We can
observe that classification accuracy saturates after 6-7 bits. This makes SAR, VCO based























































Figure 2.4: a) Energy vs SNDR for state of the art reported SAR, Pipeline and Σ − ∆
ADCs[26] b) ADC choice with classification accuracy
Embedded sensing applications require machine learning algorithms to perform in-
sensor classification [27] [28] to avoid transmission bandwidth and latency to the cloud.
Low power and low supply are crucial for sensing and inference. Embedded inference
using neural networks, matched filters are gaining importance [27] [14]. There has been
extensive work on ADC based in-sensor classifiers reported in [13] [14] [28]. All of the
published results so far, demonstrate low-precision computation in voltage domain along
with data-conversion. However, the minimum supply required [13] [14] is in the range of
1-1.2V. A lower supply voltage is preferred, if we need to operate the sensors using energy
harvesting sources. Also, a low supply voltage is compatible with the traditional digital
back-end and is scaling friendly. Due to the scalability and energy-efficiency, VCO based
9
ADC’s [29] [30] are gaining more attention. Fig. 2.5 (a) shows the traditional embedded
sensor/classifier interface. In a traditional sensor interface, the ADC operates at a higher
supply [13] and digital back end operates at low supply (0.4 - 0.6V). The traditional inter-
face requires two different supply voltages, hence reducing power efficiency. Fig. 2.5 (b)
shows the proposed embedded sensor/classifier interface. We use Adaboost with SVM as
the weak classifier. We perform matrix multiplication in time domain and accumulation in
digital domain. The accumulated value is compared to a bias value to obtain the results of
the weak classifier. Then we perform majority voting and adaboost on the weak classifiers














































Figure 2.5: (a) Traditional sensor/classifier interface (b) Proposed sensor/classifier interface
A VCO based ADC is shown in Fig. 2.6. It consists of a Voltage to Frequency (V to
F) converter and Frequency to Digital Converter (FDC). The V to F converter is achieved
using a VCO. The FDC is a counter operating at the VCO frequency. Hence, the counter
output is proportional to the input Voltage. With the proposed architecture, the sensor front-
end can operate at a scaled digital supply. Such a digital ADC is easily portable from one
technology to another and easy to interface with the digital back-end circuits. VCO based







Figure 2.6: Traditional VCO based ADC [12]
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CHAPTER 3
ALWAYS ON COMPRESSED SENSING GESTURE RECOGNITION
We brief the hardware system architecture. The proposed system consists of four main
components: a PV cell array, a DC-DC converter with output voltage regulation, an MCU,
and an image sensor. The block diagram of our system is shown in Fig. 3.1. Camera and
MCU are powered by PV cell. If we find gesture of interest then we transmit the captured
image/video. The PV cell converts solar energy to electrical energy. The Norton equivalent
output current (Fig. 3.2) of PV cell is given by:
I = Ipv − I0[exp(
V + IRs
aNsVT
)− 1]− V + IRs
Rsh
(3.1)
where I and V are PV cell’s output current and voltage respectively; Rs and Rsh are the
series and shunt resistances; I0, VT , a,Ns are dark saturation current, thermal voltage, diode
ideality factor, and number of cell connected in series respectively; Ipv is the generated














Figure 3.1: Block diagram of the proposed camera front-end
As the MCU and image sensors both demand regulated voltage to operate properly, the
DC voltage generated by PV cells must be regulated by a DC-DC converter. Fig. 3.3 shows
the proposed light-powered, “always on” gesture recognition system. In the current design,
we select TI’s BQ25570EVM, a two-stage DC-DC converter with Maximum Power Point
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Tracking (MPPT) for solar energy harvesting and for providing a regulated output supply.
The block diagram of the energy harvesting system and gesture recognition flow is shown
in Fig. 3.3. The input image is captured by Omnivision’s OV7672 sensor with a native
resolution of 480 × 640. We extract only the gray-scale component of the image, which
reduces the computation power without any impact on performance. The output of the pixel
array is passed on to an on-board ADSP BF707 MCU using I2C interface. Once the image
is received by the BF707 processor, we perform the following operations: block averaging,
frame difference, random linear measurements, motion centers extraction in compressed
domain followed by gesture recognition. For block compression we extract every one out
of 16 pixel values in each row and column. Therefore the block compression factor is 256








































































Figure 3.3: Hardware system architecture demonstrating key components of power man-
agement, the MCU and the mapping of the algorithm on the MCU.
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(16 for every row and column). The block average, frame difference and dynamic time
warping related matrices are stored in L1 cache (requires less than 128KB). Motion center
extraction co-efficients are stored in external SDRAM (requires more than 1.2MB). L1
access is performed using core clock at 500MHz and SDRAM access happens at system
clock with 250MHz speed. The hardware is further optimized by (1) using short integer
maths and (2) optimizing memory usage that reduces total power consumption without
loss of performance. Two classifiers are used for gesture recognition once motion center is
extracted. Classifier I is the traditional K nearest neighbor (K-NN) classifier using dynamic
time warping (DTW) distance measurements. Classifier II is a modification of classifier
one, allowing it to cooperate with clustering and dimension reduction techniques [16].
Classifier II reduces the memory requirement in the L1 cache as well as improves the
computational efficiency.
3.1 ALGORITHMS
Difference images are capable of capturing gestures containing significant motions. We
pass each difference image through two layers of compression. In the first layer, the res-
olution is reduced by dividing the whole image into several blocks and taking the average
of each block. In the second layer, we take coded combinations of these block-averaged
pixels. We estimate the center of the motion directly from these compressed measurements.
These motion centers are passed to a classifier for gesture recognition. Fig. 3.4 shows the
block diagram of our system.
3.1.1 Two layers of compression
Denote Fi as the ith full resolution image output from the camera of size W × H . The
difference image Di (Fig. 3.5. (a) of two consecutive frames is calculated as Di = |Fi+1 −
Fi|.
In the first compression layer, the difference image is divided evenly into blocks of
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Figure 3.4: Block diagram of the proposed algorithm
size B by B. The average of the pixel values in each block is taken, resulting in a block-
compressed difference image of size W/B by H/B (Fig. 3.5 (b). We vectorize this low-
resolution difference image and denote it as yi ∈ RN .
In the second layer of compression, we chose a random matrix Φ of size M by N as
the coded measuring matrix. Each entry of Φ is uniformly chosen from {+1,−1}. The
projection of the vectorized low-resolution difference image in the compressed domain is
calculated as:
ŷi = Φyi = ΦΨYi (3.2)
Each entry in ŷi ∈ RM is a random linear combination of all the entries in yi. Yi is the
vectorized original difference image Di. Ψ is the block averaging matrix of size N by
W ×H .
3.1.2 Motion center extraction in the compressed domain
In the uncompressed low-resolution domain, the hand region in the difference image can
be captured by a template shown in Fig. 3.5 (c). The template (of size W/B by H/B) has
uniform non-zero values within the small rectangular region and zeros elsewhere. To locate
the hand region, we construct a set of vectorized templates X(α, r), where α represents the
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Figure 3.5: (a) Full-resolution difference image Di; (b) Block averaged difference image; (c)
Matching templates in the uncompressed domain. Rectangle sizes differ among rows and centers of
the rectangles differ among columns.
coordinates of the center of the small rectangle, and r represents different rectangle sizes.
The variation in sizes is to adapt to the change of the hand size seen by the camera when
users at different locations. The center of the hand motion is extracted by solving
(α∗, r∗) = arg min
α,r
||yi −X(α, r)||2 (3.3)
The collection of templates forms a manifold in RN with intrinsic parameters α and r.
Using the result from [22] and [31], we can directly extract the motion centers in the com-
pressed domain. That is, for
(α̂∗, r̂∗) = arg min
α,r
||ŷi − ΦX(α, r)||2 (3.4)
(α̂∗, r̂∗) ≈ (α∗, r∗) with high probability for some M  N . The block averaging layer
reduces the possible choices of r, and techniques such as matched filtering can be applied
to efficiently solve equation (3.4).
3.1.3 Train the gesture classifier II
DTW-based classifiers perform well for dataset containing limited amount of samples [32].
Traditional DTW-based classifiers use DTW [33] as the distance measuring method be-
tween two sequences of different lengths, and use K-NN method for classification. The
memory and computational requirements thus grow linearly with the size of training set.
To reduce the number of DTW calculations in the recognition stage, we perform K-
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means clustering in the training dataset to form “super samples”. The distance between
an individual sample and a super sample is measured using DTW. In each iteration, the
super samples are updated as the average of all the samples within their clusters. DTW
barycenter averaging (DBA) [34] is used as the averaging method.
The main difficulty of time series classification comes from the different lengths of
the samples. We notice that DBA can find clustering centers of an arbitrary length set by
the user. The pairwise matching information in DTW also provides a way to rescale the
length of time sequences. Therefore, we propose a DTW length rescale algorithm, shown
in Algorithm 3.1.3: [H] K “super samples” S1,S2, . . . ,SK of length τ , calculated using K-
means with DTW and DBA. Sequence T to be rescaled to length τ S∗ = arg min DTW (Sk,T)
M ← pairwise matching information between S∗ and T Initialize T′ of length τ i = 1 to τ S∗i
is matched to multiple points Tj , Tj+1, . . . , Tj+m, according to M , T ′i = arg min
Tl∈Tj ,...,Tj+m
||Si − Tl||
T ′i = Tj , where Tj is the only matching point to S
∗
i
Using Algorithm 3.1.3, we rescale all the training sequences to the same length τ . Since
each motion center in the time sequence contains both x and y coordinates, each gesture
sample is now of size 2 × τ . We vectorize the samples by cascading all the y coordinates
after the x coordinates, transferring the time series classification problem to a traditional
classification problem in R2τ . Various dimension reduction techniques and multi-class
classification algorithms can then be implemented. The block diagram of the complete
training procedure is shown in Fig. 3.6.
Figure 3.6: Block diagram of training the gesture classifier
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3.2 Experimental setup
3.2.1 Power Management Design
The overall platform is designed from COTS components and here we explain the opti-
mal design choice. We chose omnivision OV7672 image sensor which has frame size of
480 × 640 pixels. The image sensor is connected to an ADSP BF707 processor using I2C
interface. Measurements reveal a maximum current consumption of 170mA at fixed 3.3V
power supply.
The solar cell (AM5907) produces an output voltage of 5V at the point of maximum
power transfer. The I-V and P-V characteristics of each cell is shown in Fig. 3.7a and Fig.
3.7b vis-a-vis simulation results. We see a close match between experimental results and
empirically fitted Eq 3.1. We note that for an irradiance of 600W/m2, the maximum power
≈ 100mW . In the current setup, We use 6 PV cells in parallel to generate the required
power that the load demands. Also, from Fig. 3.7b, we observe that operating voltage at
maximum power point is approximately 80% of the open circuit voltage (VOC). Hence,
Maximum Power Point Tracking (MPPT) is achieved by regulating the output at 80% of
VOC .
(a) I-V characteristics (b) P-V characteristics
Figure 3.7: (a) I-V characteristics and (b) Power-Voltage characteristics of PV cells at
three different irradiance levels (300W/m2, 600W/m2 and 1000W/m2). Discrete points are


















Figure 3.8: Oscilloscope captures illustrating (a) MPPT where VIN tracks the open circuit
voltage at 80% of VOC as irradiance changes and (b) regulation of VOUT under dynamically
varying super-capacitor voltage (VSTORE). In (b) three regions are shown: (1) instanta-
neous load power consumption is higher than input power which reduces VSTORE; (2) load
power and the harvested power are balanced and (3) load consumption is less than harvested
power.
Figure 3.3 shows, the MPPT block samples open circuit voltage VOC every 16 seconds
with S2 on and S1 off. This sample voltage VOC sample is sent to the boost controller to
modulate the phase and frequency of the boost converter so that the PV cell operates at
maximum power point, 80% of VOC sample. The sampling process is shown in oscilloscope
captures in Figure 3.8a. It is observed that open circuit voltage is sampled and the PV cell’s
operating voltage changes accordingly. The energy is stored in a super-capacitor between
the two converter stages. Availability of super-capacitor benefits camera-based applica-
tions whose power requirement fluctuates significantly. The output voltage is sensed and
sent back to buck controller to regulate the output voltage. The output voltage is hardware
programmable through programmable external resistors on the board. Fig. 3.8b shows
how VSTORE varies with varying irradiance and load current conditions. Measured oscillo-
scope capture also reveals that VOUT is well regulated under such dynamic conditions. The
complete experimental setup along with the PV cells and the MCU is shown in Figure 3.9.
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3.3 Measurement results
3.3.1 Number of compressed measurements vs. Recognition Rate and Power Consumption
For different numbers of compressed measurements, we measure the energy consumption
per frame and the recognition rate. We evaluate 20 gestures of each class, and the recog-
nition rate is calculated from the total number of correctly recognized gestures. The total
time per gesture is kept at 0.1secs. In a typical instance, the motion centers for a gesture
“Z” as extracted from the hardware is shown in Fig. 3.11 (a). We have also plotted the
measured motion centers for N gesture in Fig. 3.11. (b). Fig. 3.12 a) shows the measured
design space exploration. We have measured the recognition accuracy as a function of M
which reveals an accuracy rate of > 80% for M > 300, which closely matches simulation
results described in the previous section. Fig. 3.12 b) shows dependence of the power con-
sumed by the MCU and the corresponding recognition accuracy of the proposed system as
a function of the frame rate. We note that a minimum frame rate of 5fps is required for
maintaining a desired recognition accuracy of [≥84%]. As the frame rate increases, the
corresponding power consumption also increases and shows a graceful trade-off between
accuracy and power consumed.
As the environmental conditions and irradiance levels change, the proposed system can
scale the frame/sec accordingly, which gracefully trades-off recognition accuracy. Fig. 3.13
illustrates the trade off between recognition accuracy for different gestures as a function of
Figure 3.9: The overall system demonstrating the solar cells and the MCU with the camera.
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Figure 3.10: Simulation results (from MATLAB) for different numbers of compressed
measurements M . (a) Hand motion of gesture ”Z” divided into three segments, (b) Motion
center extracted before random projection by solving equation (3.3), (c) Motion center
extracted from 250 compressed measurements by solving equation (3.4), (d) Average error
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Figure 3.11: a) Measured motion center extraction of hand gesture “Z” for M = 400. b)
Measured motion center extraction of hand gesture “N” for M = 4003.3.2 System’s Multi-class Recognition Accuracy
At M = 400 the recognition accuracy of 5 different gesture classes are shown in Table
3.2. It can be seen that the recognition accuracy depends on complexity of the gesture.
For a simple gesture, e.g., “+”, a peak accuracy of 90% in a fully solar energy harvested
system is measured. A comparison of the proposed system with competing hardware [4,
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Figure 3.12: Design space exploration through measurements: (a) Number of compressed
























Figure 3.13: Recognition accuracy vs Irradiance for Z, X, O, N and +
3, 35] based motion and gesture detection is shown in Table. II. The proposed system
demonstrates more than 3× improvement compared to reported works in energy/frame for
detecting “wake up” gestures. This enables a fully self-powered “always on” camera front
end.
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Table 3.1: Recognition accuracy of 5 gesture classes (M=400)
Gesture Type + Z X O N
Recognition Rate 90% 70% 85% 85% 75%
Table 3.2: Comparison with state of the art gesture recognition systems
Gesture Type Daeho[4] Chao Li[3] Yu Shi[35] Chen[36] Proposed system
Detection and Motion and Optical flow Chain mode 3d motion and Motion center,
Tracking K-cos features Kalman filter row representation SVM DTW
System Pentium PC FPGA FPGA Xbox ABI BLIP2
Processor 2.5GHz core 2DUO EPC270 2VP30 360 BF707
Frame rate 30fps 30fps 30fps 30/60fps 10fps
Energy/frame 0.5J 0.366J 0.366J 16µJ 95mJ
Compute
Application Motion Flick Posture Hand Gesture
detection gestures gesture +, Z,X
Power 240V AC 240V AC 240V AC 240V AC Solar
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CHAPTER 4
VOLTAGE AND TIME BASED COMPRESSIVE SENSING ADC
4.1 Compressive sensing for image classification
Recently developed algorithms of compressive sensing (CS) promise to reduce the number
of measurements with non-linear recovery at the back-end [37]. If the pixel values in a
camera are represented as a discrete time signal X = [x1x2x3x4 · · ·xn]T , the number of
measurements needed in traditional column parallel ADCs will be equal to n. Instead of n
samples, CS needs only m linear measurements (m << n). The CS measurement matrix
is given by Eq. 4.1.
Y [m] = φ[m,n]×X[n] =

0 1 · · · 1
1 1 · · · 0
...
... . . .
...










Here Y [m] is the m-dimensional measured array, φ is a random binary matrix of size
m ∗ n and follows the “Independent and Identically Distributed (IID)” property. X is
traditionally recovered at the back-end using an optimization algorithm, like determining
the L1 norm[37].
In this work we present a novel pipeline-SAR ADC architecture with capacitive DAC
sharing with the capability of acquiring linear combinations of 64 pixel data in a single
conversion cycle. This is suitable for such compressed domain data acquisition.
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4.2 SAR-Pipeline ADC Architecture for CS Measurements
For most of the low power applications SAR ADCs are used since they consume ultra-low
energy per conversion(Fig. 2.4). But they are limited to low sampling rate & low resolution
because of the DACs settling time for conversion (mainly set by MSB transition)[38] and
large capacitance (for higher resolution). To alleviate this problem two-stage SAR Pipeline
ADCs are proposed[38][39]. SAR-Pipeline uses two stage SAR-ADC and an amplifier
which is used for amplifying residue generated by stage 1 SAR ADC (Fig. 4.1). Both the
SAR ADC stages operates in parallel and each stage has to resolve lesser number of bits
(lesser DAC settling time & capacitance as compared to traditional SAR). Therefore, SAR-
Pipeline ADCs can operate at much higher speeds with high area efficiency [39]. One of
the inherent advantage of SAR-Pipeline is residue voltage of Stag-1 SAR ADC is generated
within its DAC after conversion phase. Hence this avoids extra DAC and clock phase to
generate residue of Stage-1 unlike in traditional flash based Pipe-lined ADCs[39].
Fig. 4.1 illustrates the proposed ADC architecture. The design operates on a block
size of 16 ∗ 16 (256 elements in pixel array). We propose SAR-Pipeline ADC consisting
of 64-inputs Stage-1 SAR ADC resolving 4 bits ( with 1bit redundancy) and Stage-2 SAR
ADC resolving 5 bits. We propose time-interleaved DAC sharing for Stage-1 SAR ADC
which provides a linear measurement of 64-inputs in a single cycle. We also share the
amplifier (used for residue amplification) between 2 neighboring column parallel ADCs to
save power. 64 inputs are simultaneously averaged and quantized using the SAR-Pipeline
ADC. Post-conversion, 4 consecutive samples are averaged using a 10 bit accumulator and
shift register. This allows us to average 256 samples in 4 sampling cycles.
Fig. 4.2 shows a previously reported multi-input SAR ADC used for compressed sens-
ing (with 8 bit resolution). It uses charge sharing. The MSB capacitor is equally divided
among the inputs. Because of charge sharing the inputs will get averaged after the sam-



































Figure 4.1: Proposed CS front-end architecture for CIS
technique requires (28 + 24= 272C) number of capacitors for an 8 bit ADC and measures
256 inputs (C is the unit capacitor). One of the main limitations of the proposed SAR
ADC architecture for portable application is the area occupied by the sampling capaci-
tors[41]. Dividing the MSB capacitors to accommodate 256 inputs requires 256 switches.
For portable applications limited supply ≈ 1 − 1.3V provides high RON . This provides
us the time constant (τconv) for conversion (min. sized capacitor of 50fF) of ≈ 220nsecs
(DAC settling time). This allows a maximum sampling frequency of 730KHz. Hence, for



















Dout8 bit requires 2
8C+24C=272C
Figure 4.2: Reported multi-input SAR-ADC[40]
Fig. 4.3 is the proposed SAR-Pipeline with DAC sharing. We use 4 bit ADC as the
first stage. Since 4-bit ADC has 16C capacitors, all the capacitors are divided into equal
26
value of C and 16 inputs are applied. We have 3 instances of the same DAC which is
used for accessing additional 48 inputs. Sampling is done in two phases. During sampling
phase (S1) all 4 DAC’s sample 16 inputs each. During second phase of sampling charge is
redistributed between them. The averaged voltages across 4 DAC’s during S1 phase given
by Eq. 4.2.
Vdac1 =




(v48 + v2 + ....+ v64)
16
(4.2)
During the second sampling phase S2, averaging of Vdac1 to Vdac4 takes place. There-
fore, the final voltage across DAC is given by Eq. 4.3.
Vdacf =
(Vdac1 + ....+ Vdac4)
4
Vdacf =






We can observe form Eq. 4.3 that the final accumulated output represents the dot-
product of the input pixel vector X with the sampling matrix, φ . φ can be random or
programmed so that both random as well as structured compressed measurements can be
obtained. As soon as S2 is done 3 DAC’s are shared with neighboring column parallel
ADC. Once the conversion in 4-bit SAR ADC is complete, we amplify the residue by
4x and pass it to a 5-bit fine ADC to resolve the LSBs. Ideally a gain of 16 is required for
residue amplification. We use 1-bit digital redundancy in Stage 1 and half reference scaling
for Stage 2 to reduce the gain requirement which helps to reduce the power in the high-gain
op-amp [38].
Since all the capacitors we use are identical and of value C, calibration is not required
(more details in section III). As 3 DAC’s are shared with 4 ADC’s, we need an additional
capacitance of 12C. With 12C extra capacitance we can acquire linear measurements of
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64 inputs in each conversion cycle. This DAC shared method significantly improves area
efficiency and enables simultaneous acquisition of multiple inputs. In this architecture, the
conversion time-constant (τconv) is determined by the 4-bit ADC settling time even tough
we are sampling 64-inputs. This makes the architecture suitable for high speed sensing













3 DACs are shared with neighboring 






















X[i]-> Input pixel values
Φ[i]->Any binary vector
Vdac1Vdac2Vdac3Vdac4
Figure 4.3: Proposed multi-input DAC sharing SAR ADC
Fig. 4.4 shows how the sampling schemes are time-interleaved for the entire column
parallel ADC architecture. Conversion cycle for ADC is 8 clock cycles. During this period
we share 3 DACs with 3 of the neighboring ADCs. S3 to S8 are sampling phases of ADC2
to ADC4. S3 to S8 phase operates during conversion period of ADC1. Pipelining facili-
tates overlapping of Stage-1 and Stage-2 conversion phases. 1-bit redundancy is added in
the first stage to accommodate capacitor mismatch and offsets of the comparator, ampli-
fiers[38]. We also share residue amplifier between two neighboring ADCs to reduce the
total power[39]. Accumulator (10 bit) used to average 4 consecutive ADC output samples.
The accumulator is reset after every 4 sampling cycles (Fs). The sampler operating at quar-
ter sampling rate is used to capture the averaged output. Fig. 4.4 also shows the control
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Figure 4.4: Proposed SAR ADC with time-interleaved DAC sharing
ate S1, S2 and conversion phase for ADC1. S2 phase of ADC1 is used to trigger sampling
phase for neighboring column parallel ADC. This process is continued for all 4 ADCs.
4.3 Design Components
In this section, the design details of the first and the second state of the ADC are discussed.
4.3.1 Stage 1 ADC and residue amplification
Fig. 4.5 shows the Stage 1 of the proposed SAR-Pipeline ADC. 64 inputs are acquired
from S1 and S2. Residue is fed into an amplifier with gain of 4. Stage 1 of the ADC has 4
bit resolution with 1 bit digital redundancy. 1 bit redundancy is used to accommodate the
residual offset of the comparator, op-amp and capacitor mismatch errors.
The Op-amp open loop gain (AOL), unity gain frequency (fu) and swing (V p− p) target
based on the inter-stage gain is given in Table. 4.1. The Target values are derived as per
gain error, gain bandwidth (GBW) requirement of the OTA to be within 1/2LSB of the



































Figure 4.5: Stage 1 and Stage 2 of the proposed ADC
Table 4.1: Design requirement for amplifier and 2nd Stage offset
Inter-stage gain Op-amp 2nd stage SAR
AOL fu V p− p Offset
Target 42dB 42MHz 250mV 16.125mV
Simulated values 50dB 80MHz 300mV 8mV
We use pre-amplifier with output offset compensation to limit the offset of Stage 1 SAR








where Vos,pre−amp and Vos,latch are the pre-amplifier offset and latch offset respectively.
Ap is the pre-amplifier gain. The 3σ Vos,pre−amp and Vos,latch are 5mV and 30mV respec-
tively. The gain amplifier features a cross coupled load which provides a high gain of 15.
The residual offset is 2.33mV which is 0.25LSB of the sub-ADC.
We use telescopic cascoded OTA in the proposed design for residue amplification. Tele-
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scopic cascoded OTA has high power efficiency for a given gain bandwidth (GBW)[25].
Because of half gain and half reference implementation of the ADC, the open loop gain of
the OTA is reduced. The OTA achieves a swing of 300mVp−p.
4.3.2 Stage 2 ADC
Fig. 4.6 shows the Stage 2 of the proposed SAR-Pipeline ADC. We use a split capacitor
architecture to reduce the area and power for the second ADC. Since the non-linearity
of this ADC will get divided by the gain of the amplifier, it can be neglected. For the
comparator in stage 2 of the proposed ADC, a pre-amplifier with gain of 3 is used since the





















Figure 4.6: 6- bit split cap SAR-ADC for Stage 2
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4.4 Analysis of Capacitor Mismatch
Systematic variations has no effect of capacitor matching since all the capacitance in Stage
1 SAR ADC are equal to C. The capacitance mismatch standard deviation for metal-





where A∆C/C is process constant which is 1%.µ m for 0.13µm CMOS process[42].
W &/ L are width and length of the capacitor. The minimum size allowed in 0.13µm is
5µm ∗ 5µm. With minimum sized capacitor σ∆C/C obtained will be 0.002.






22n − 2n + 1
(4.6)
For n=9, ∆C/Cmax reaches close to 0.002. This shows the residue generated by first
ADC will fall within the range of 1/8LSB of error. Hence the proposed architecture is
robust towards capacitor mismatch.
4.5 Simulation Results
Performance of the proposed SAR-Pipelined ADC is verified through design and simula-
tions in the IBM 0.13µm CMOS.
Fig. 4.7 shows the normalized output frequency spectrum of the proposed ADC for
input frequency (Fin) of 248.34kHz at sampling rate (Fs) of 1MSPS. A 1024-point FFT
shows SNDR of 49.5dB which is equivalent to an ENOB of 7.9 for full scale input (dBFS).
Fig. 4.8 shows the 64 inputs applied to ADC at each sampling cycle. Each 64 inputs
corresponds to CS multiplexor output (Product of input vector with random number). Fig.
4.9 shows the ADC and accumulator outputs at each conversion cycles. For a particular
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case study, as shown in the figure, an ideal averaging without quantization results in a
output of 270.11mV. The proposed ADC after accumulated 4 samples each provides an
output of 269.53mV which is less than 1LSB of error. Fig. 4.10 shows the SNDR of
the proposed ADC from input frequency range of 0.2MHz to to 0.98MHz. The ENOB at
Nyquist frequency is 7.56. This ENOB achieves Walden FOM [25] of 85fJ/conv. step. Fig.
4.11 shows the DNL and INL of the proposed ADC across 256 digital codes. The worst
case DNL is within 0.4LSB. INL is within 1LSB across all digital codes.
Figure 4.7: Frequency spectrum of the proposed ADC (Fin=248.34kHz & Fs=2MHz)
Figure 4.8: 64 inputs for ADC for every 1 sampling cycle
The power budget for the proposed ADC is given in Table .4.2. Even though the total
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Figure 4.9: Output of ADC and accumulator for 4 conversion cycle
Figure 4.10: Simulation result of SNDR vs Input frequency at Fs=2MHz
power consumed from the supply is 50µW, since the amplifier is shared between two ADC,
the power for individual ADC’s is 31µW.
Table 4.2: Power and capacitance contribution from individual blocks
Block Power/ Capacitance
SAR Stage1 7µW 28C
Amplifier 41µW 4C
SAR Stage1 2.5µW 10C
Accumulator 0.5µW Nil
Table. 4.3 shows the comparison of the proposed design with state of the art CS archi-
tecture. Proposed design is scalable and can handle a large number of inputs at the same
time.
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Figure 4.11: DNL and INL of the proposed ADC across 256 codes
Table 4.3: Comparison with reported works
Oike [21] Guo [40] Chen [20] This work
ADC type Σ−∆ SAR SAR SAR-Pipeline
Technology 0.15µm 0.13µm 0.09µm 0.13µm
Design Measured Simulated Measured Simulated
No. of inputs 1 4 1 64
Sampling cycles 256 1 256 4
Fs NA 1MHz 2kHz 2MHz
Capacitance NA 272C 256C 40C
Power NA 50µW 5µW 31µW
4.6 Compressed sensing using time based ADC
Fig. 4.12 (a) shows the proposed differential circuit topology for time-based compressive
sensing. The input voltage is fed to a ring VCO. The VCO produces a frequency propor-
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tional to the differential input voltage (Vin = Vp − Vn) and is given by:
Ft = KV CO ∗ Vin(t) (4.7)
whereKV CO is the linearity coefficient of the VCO. The VCO output drives an up-down
10bit counter. The counter value is proportional to the input voltage. A PRBS sequence
acts as the sign for the counter. 0 of PRBS sequence indicates down count and 1 indicates
an up counting. The counter in itself acts as an accumulator. The accumulated digital value




KV CO ∗ Φi(+1,−1) ∗ Vin(tk) (4.8)
where k = 3300 is the number of conversion cycles. Vin(tk) is the input voltage at kth
interval of time. The VCO phase is fed to M number of counters for parallel compressive
measurements.
Parallel Compressive Measurement Fig. 5.4 illustrates the details of the time based
PRBS and input mixing circuit. We convert input voltage to current using a V to I con-
verter. The V to I converter acts as a current source to the VCO. Hence, the frequency
of the VCO is directly proportional to the input voltage in the linear range of the VCO
(250mV − 500mV ). With M number of PRBS generators and counters we have M differ-
ent compressive measurements in a given time interval. The matrix multiplication is a true
mixed signal (MS) time domain implementation where digital PRBS signals are combined
with the absolute value of analog sensor inputs. The proposed time based CS ADC does
compressive sensing in (3300 conversion cycle) with M parallel processing units.
Input range extension:
The range of input voltages over which a VCO is linear is limited. Fig. 4.14 shows the
proposed input range extension circuit. Fig. 4.15 (a) shows the measured single ended VCO







































Figure 4.12: (a) Proposed differential architecture for compressive sensing using time
based technique (b) Timing diagram for the proposed circuit
shows the differential VCO transfer characteristic. The differential VCO has a linear range
of 400mV. After 700mV on either side the slope of VCO transfer characteristic drastically
reduces. Therefore, we propose to scale the output by a factor of 4 based on the input level.
The proposed circuit uses a clocked comparator which outputs high if the input voltage
goes above 700mV, otherwise it stays at 0. This allows us to avoid the saturation of the
VCO and extend the operating range by simply scaling the digital output step. The die
photo and chip characteristics are shown in Fig. 5.6.
4.7 Experimental Results
Fig. 5.22 (a) shows the DNL of the proposed CS time-domain ADC. The DNL is less
than 1.5LSB. Fig. 5.22 (b) shows INL of the proposed CS time-domain ADC. The INL
is less than 7LSB. High INL is caused for non-linearities of V-I converter and VCO. Even
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Figure 4.14: Input range extension and calibration via scaling of the counter output based
on the input level
training and classification, as explained below. Table 5.2 shows the power drawn by the
various blocks of the proposed ADC at an operating voltage of 0.5V for a single bit slice.
The VCO is common for all the slices. For a 250nsec pulse width of PRBS (4MHz of
operation), the proposed design has 1.25pJ of energy for M=160 parallel processing units.
Fig. 4.17 (a) shows the VCO frequency of 400kHz at 360mV. Fig. 4.17 (b) shows the























































Figure 4.15: (a) Measured single ended VCO transfer characteristic (b) Measured differen-
tial VCO transfer characteristic
input voltage of the CS-ADC with and without the calibration for range-extension. Without
calibration the slope of the curve after 200mV is 4X less compared to slope before 200mV
(400mV range). With calibration the slope of the curve after 200mV is comparable to slope
before 200mV (600mV range in total). Fig. 4.18 (b) shows the energy (normalized to the
number of parallel multiply and accumulate (MAC) units) and energy (CS for 3300 beats
vs no. of parallel processing units). As the number of parallel processing units goes up, the







































Figure 4.16: (a) Measured DNL of the proposed front-end, (b) Measured INL of the pro-
posed front-end
Fig. 5.23 (a) illustrates the classification accuracy vs compression ratio. Fig. 5.23 (b)
illustrates energy (nJ) vs compression ratio. At 8x compression ratio the energy is 10.5nJ
for classification (with 2.5% accuracy reduction compared to no compression) . Fig. 4.20
(a) shows proposed technique which includes INL of the ADC while training and testing.
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Figure 4.18: a) Measured digital code vs differential input (Vin) without and with calibra-
tion b) Energy (MAC, CS) vs No. of parallel processing units
Fig. 4.20 (b) shows classification error vs INL with and without INL-aware training. We
can observe that INL aware training maintains error level within 2%. We note that the time-
domain computational ADC even with significantly high non-linearity can achieve high
accuracy if the training is performed considering the INL. We assume front-end amplifier
with gain of 100 to be present before ADC. The proposed design shows competitive figures
of- merit in terms of power, lower supply voltage when compared to previously published











































































































Without error aware train
Zero INL
Figure 4.20: a) INL aware training and classification b) Classification accuracy vs INL
Table 4.5: Comparison with state of the art works on CS-ADCs
Oike Guo TCAS-I TBCAS Proposed work
System Image Radar EEG EEG ECG
sensing classification classification classification
Technology 180nm 130nm 130nm 180nm 65nm
A/D rate 1MS/s 1MS/s NA 10kS/s 500kS/s
ENOB 12 10 6bits
Supply 1.2V 1V 1V 1/0.6V 0.5V
No. of parallel 1 4 1 Nil 160
processing
Capacitance NA 272C NA 516C 0
Power 66.3 58 260 13 1.3
(mu/MHz)
Energy 16 0.12 2 3.2 1.47
(pJ/MAC)




VOLTAGE BASED MATRIX MULTIPLYING ADCS
5.1 Smashed filter based classification
The proposed design leverages recent advances in compressive data processing, where it
has been shown that a manifold can retain its inherent structure in the CD with very high
probability [31]. In particular, given a set of high dimensional vectors
{Di, X1, X2, X3 ∈ RN}
lying on a manifold, the order of the distances between different vectors can be maintained
after random linear projections into a space of much lower dimensionality (Fig. 5.1 (a)).
This structure preserving property allows us to directly apply nearest-neighbor classifiers in
the CD, reducing the overall computation (and hence, power consumption) without loss of
classification accuracy. We perform motion center estimation/ moving-object localization
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Figure 5.1: (a) Inherent structure of a manifold is preserved in the CD (b) Mathematical
representation of the smash-filter operation
Difference images are capable of capturing the motions. Denote Fi as the ith vectorized
full resolution image output from the camera containing N pixels in total. Vectorized
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difference image Di of two consecutive frames is calculated as Di = |Fi+1 − Fi|. To
transfer Di into the CD, we construct a random matrix Φ of size M ×N . Each entry of Φ
is uniformly chosen from {+1,−1} at random. The projection of the vectorized difference
image in the compressed domain is calculated as:
D̂i = ΦDi (5.1)
α̂∗ ≈ α∗ with high probability for some M  N . By normalizing all the templates to
have the same energy, we can further write motion center estimation as solving:
α̂∗ = arg max
α
XT (α)ΦT D̂i = arg max
α
Ψα:ΦDi (5.2)
The above process is known as smashed filtering [22] which is akin to matched filter-
ing in the CD. It can be decomposed into multiplication with a compression matrix Φ, a
smashed filter matrix Ψ, followed by WTA (Fig. 5.1 (b)).
Design Partitioning Between Digital and MS: The proposed algorithm includes mul-
tiplication of the input with random number sequences and followed by smashed filter
coefficients, followed by accumulation (Fig. 5.1). We analyze the tradeoff between the
classification accuracy vs Effective Number of Bits (ENOB) used to represent the multi-
plier and accumulator outputs.
Fig. 5.2 (a) illustrates that for compressive sensing using random binary matrix both
multiplier and accumulator can be within 5-6 bits. Fig. 5.2 (b) illustrates that 80% (90%)
accuracy is achieved with 5b (7b) multiplier ENOB but the accumulator needs to be at least
10b wide. We compare the power consumed in a MS vs. an all-digital implementation [44]
and note: (1) for ENOB of 5-7, MS multipliers allow > 6X reduction in power (lower
process CMIN lowers power consumption but increases linearity requirements at higher
ENOB) and (2) high dynamic range requirement in accumulators make digital implemen-





































Figure 5.2: Accuracy vs ENOB trade off for (a) compressive sensing and (b) smashed filters



























































(N+1)*K cycles  
EOC
EOC1 EOC4
MMADC operation  
Figure 5.3: (a) Proposed system architecture (b) Timing diagram for the proposed system
partition where the MMADCs enable MS multiplication followed by a digital accumula-
tion and WTA. It should be noted that passive charge sharing multipliers having capacitors
lower than 5fF (ENOB 4-5 bits) have low energy/operation compared to traditional digital
multipliers [44]. However charge sharing accumulators require amplifier with high gain,
higher supply to enhance the dynamic range to more than 5-6 bits, which makes them in
feasible for the proposed application (required ENOB is 10).
We propose compressed domain mixed mode classification system. The proposed re
configurable system is shown in Fig. 5.3.
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5.2 Hardware Implementation
Fig. 5.3 illustrates the top level system architecture and the timing diagram of control
signals as implemented in a 130nm test-chip. Frame-data is serialized and applied through
an FPGA interface. The current implementation allows four parallel inputs (two from frame
t and two from frame t + 1). This represents a slice which can be parallelized in a video
application processor. Key design blocks are described below.
Multi-input Compressive Sampling and Integrating DAC: We propose a novel multi-
input integrating DAC for in-situ compressive sensing. In the first stage: (1) a comparator
identifies max(VP (t), VP (t+1), (2) a PRBS generator combines a random sequence from +1,
-1 with the comparator output to create VP1MAX and VP1M IN (Fig. 5.4). The truth table
encoding the PRBS, absolute input difference is shown in Fig. 5.4. Mixed signal imple-
mentation reduces encoding power compared to a purely digital encoding and it requires
less hardware resources for comparison and finding the absolute value. The output of PRBS
and absolute value circuit is given by:
VP1MAX = Phi ∗max(VP (t), VP (t+1)) (5.3)
and
VP1MIN = Phi ∗min(VP (t), VP (t+1)) (5.4)
This acts as input to an integrating DAC (Fig. 5.4 (b)). We propose multi-input integrat-
ing DAC as opposed to single input integrating DAC reported in [45]. Generally, camera
front-ends require a programmable gain amplifier. We use the programmable gain ampli-
fier as an integrating DAC. The test chip consists of 4 input integrating DAC. Multi-input
integrating DAC helps to increase the throughput of the system by a factor of K. where K is
the number of inputs to integrating DAC. Capacitance C is the gain setting capacitor used
to control the dynamic range at the output of the integrator. A re configurable OTA draws
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Figure 5.4: a) Mixed signal PRBS and absolute value mixing circuit b) Compressive inte-
grating DAC and reconfigurable OTA






∗ Φ ∗ abs(VPi(t)− VPi(t+ 1)) (5.5)
The matrix multiplication is a true MS implementation where digital PRBS signals are
combined with the absolute difference value of analog sensor inputs.
Fixed point Matrix Multiplying ADC: Smashed filter operation is performed in a
MM-ADC which operates on V DACOUT . Smashed filter co-efficient (bi, 5b or 7b) select V
DAC
OUT









Initial investigations reveal that the application requires 5-7b ENOB and justifies the
use of a fixed-point SAR ADC architecture. Smashed filter weights are stored in a 128b
on-die memory array. The MMADC output is accumulated over K accumulators and a
digital WTA identifies match/no-match with template patterns. The entire design supports
full-scan and internal nodes are exposed to high-speed pads for test and debug. Die photo


















Figure 5.5: Matrix multiplying ADC
Figure 5.6: Die picture of the chip
5.3 Experimental Results
Fig. 5.7 shows the FFT output of the ADC in the high accuracy 7b mode and the ENOB as
a function of the signal frequency at a sampling rate of 1MHz. SNDR of 39.6dB is noted.
Fig. 5.8 shows the oscilloscope capture of the integrator and ADC outputs showing

































Figure 5.7: Measured ENOB and SNR of the proposed ADC
and number of localization centers is 16. We observe that while integrator does random
compression, ADC outputs are zero. When ADC does fixed point matrix multiplication
the integrator output stays constant. A typical ADC output of 5b10010 corresponding to
562.5mV is shown (561mV is the integrator output showing error within 0.5LSB).
Figure 5.8: Oscilloscope capture of Integrator and ADC outputs
Measured energy-efficiency showed in Fig. 5.9 has 2108nJ/frame (HA mode) and
165nJ/frame (LP) mode illustrating a 248X improvement in energy efficiency compared
to a baseline all-digital design using matched filters in the pixel domain. We estimate that
16X energy reduction comes from compressive sensing. Another 4X energy reduction is
achieved by multi-input compressive DAC. 3.8X energy efficiency is achieved by using 5
bits of resolution in MMADC as opposed to a 12b digital data-path. Fig. 5.23 illustrates the
true positive and true negative rates greater than 80% (90%) in 5b (7b) mode. The proposed
design shows a competitive figure of- merit when compared to previously published results
(Table. I).
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Figure 5.9: Measured Energy of the proposed System
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Figure 5.10: Recognition accuracy for object classification and object location in a frame
difference image
5.4 Time based matrix multiplying ADC’s
Time based ADC’s are mostly digital. Porting from one technology to another is easier
and they are friendly to both voltage and technology scaling. We propose a time based
mixed signal matrix multiplying ADC where : (1) the Digital to time converter produces
a pulse proportional to the digital code and (2) the pulse is used to gate the VCO which
produces a frequency proportional to the input voltage (Vin) (3) the counter produces a
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Table 5.1: Comparison with state of the art works on voltage mode MM-ADCs
ISSCC 2015 ISSCC 2016 TCAS-I TCAS-II Proposed work
System Object/ECG Object EEG CS Object/position
detection detection classification ADC detection
Technology 130nm 40nm 65nm 28nm 130nm
Detection Ada-boost CNN Compressed CS Smashed
Algorithm SVM Recovery filter
Energy/ 1.38µJ 0.08µJ 3.28mJ (cr=1) - 1.3µJ (cr=1)
classification 0.13mJ (cr=16) 0.16µJ (cr=16)
A/D rate 20kS/s 39MS/s - 4GS/s 1MS/s
ENOB 7bits 5-7bits - 6 bits 5-7bits
Resolution Analog/4/8b Analog 3/6b - Analog 6b Analog 5/7b
TPR/ 0.83/0.89 0.86(overall) 0.96/0.91 - 0.87/0.83
TNR
digital code proportional to the frequency (4) the digital code is compared to a bias value
using a compactor to obtain the final decision. We have also analyzed the effect of INL on
the classification accuracy of handwritten images from the MNIST database.
5.5 Adaboost with SVM as the weak classifier
SVM is a linear classifier that performs classification based on the hyper-plane or a set
of hyper-planes. Support vectors represent data points close to the hyper-plane [46]. The
MNIST database has 60,000 training data and 10,000 testing data. The samples are repre-
sented by (Xi1, ....XiK) where K=60,000. Each image can be represented by a sequence of
samples as: (xi1, ....xiN ) where N=784. For M number of weak classifiers, the labels are
represented by: y1, ...., yM . For SVM and the Adaboost classifier, we use:
yt = sgn(w ∗Xi − b) (5.7)
yf = max(α1 ∗ y1 + α2 ∗ y2 + .....+ αM ∗ yM) (5.8)
Here the sgn operation indicates the sign of the operand, w is the array of support
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vectors, b is the bias value, αi = 1/M (where, M=28) and yf is the final classified label.
The hardware implementation of the proposed technique is shown in the Fig. 2.5 (b). The
sensor input is directly fed to the time-based MM-ADC. It is a true mixed-signal matrix







































Figure 5.11: (a) Proposed pseudo-differential matrix multiplying time-based ADC (b) The
corresponding timing diagram
Fig. 5.11(a) shows the full schematic of the MM-TADC. The frequency of the VCO is
directly proportional to the input voltage in the linear range of the VCO. The frequency of
the VCO is:
Ft = KV CO ∗ Vin (5.9)
where, KV CO is the linearity co-efficient of the VCO and Vin = Vp−Vn is the differen-
tial voltage. From the digital weight stored in the on-chip memory, we convert each digital
51
value into a pulse using a digital-to-time converter (DTC) and a phase-frequency detector
(PFD). The DTC receives an external clock reference. The DTC output and the reference
clock are fed to the PFD. The PFD produces pulses whose widths are proportional to the
digital codes (Dwt). The DTC along with the PFD forms a digital-to-pulse converter (DPC).
The pulse width of the PFD is:
Pt = KDTC ∗Dwt (5.10)
The counter gets its clock from the VCO and the enable signal from the PFD output.
Since the VCO input is gated with the DPC output, the counter value represents the gated
VCO clock. The counter output is:
Out1 = KV CO ∗ V in ∗KDTC ∗Dwt (5.11)
Eq. 5.11 shows that the counter output is proportional to the input voltage and the
weights (Dwt). The sign-bit is directly fed to the counter. Since the counter is implemented
as an up-down counter, we can naturally add or subtract the input multiplied by the mag-
nitude of the weight, depending on the sign of the weight. The counter inherently is an
accumulator. It is initially reset to 80 (hex). This is a mixed signal multiplier in the time-
domain where the digital weights are multiplied with the absolute difference value of the
analog sensor input.
VCO design and input range extension circuits:
Fig. 5.12 a) shows the proposed VCO and the counter architecture. We convert the
input voltage to a current using a V to I converter. The V to I converter acts as a current
source to the VCO. Two phases of the VCO are used to the feed two counters. Counter1
gets its enable directly from the PFD output (Pulse-en). Counter2 gets its enable from
the gated PFD output (Pulse-en1). Fig. 5.12 b) shows the proposed input range extension
circuit. The VCO has a linear range of 250 to 300mV. We propose a technique to extend
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the range of the VCO. When the input is more than 600mV, we first scale down the input
by 2× and perform analog-to-digital conversion. This preserves the linear operating range
of the VCO. Finally, the output is scaled up by 2× to obtain the correct digital code. The
proposed circuit uses a clocked comparator whose output is high if the input voltage is
above 600mV; otherwise it stays at 0. The VCO receives the input voltage or a zero value
from the multiplexer, depending on the Pulse en signal from the DPC. Output scaling is
achieved as: (a) If the input is less than 600mV, one counter is used to count the VCO
frequency (Pulse-en always enabled, Pulse-en1 disabled). (b) Otherwise, two counters are




































Figure 5.12: a) A single ended VCO along with the output counter b) Input dependent
scaling of the output code achieves input range extension
The simulation result of the DTC is shown in Fig. 5.13 with the digital code shown
on the X-axis and the corresponding delay shown on the Y-axis. The delay change from
minimum code to maximum code is 1µsecs and the DTC exhibits good linearity. The DTC
has KDPC of 31nsecs step per digital code.
The simulated linearity plots of proposed DTC is shown in Fig. 5.14 and Fig. 5.15.
The differential non-linearity (DNL) and integral non-linearity (INL) are less than 0.5LSB.
The proposed DTC exhibits a good linearity performance.The good linearity performance
is achieved by common-centroid layout of the inverter chain and programmable capacitors.




































Figure 5.14: DNL of the proposed DTC
ner codes are close to fast (FF) and typical typical (TT) corner. This shows the process
tolerance of the proposed time based matrix multiplier.





































Figure 5.16: Digital code vs Input differential voltage across process variation
of the DPC (5′b1000). The peak-peak variation in digital code is 12.
Fig. 5.18 shows the simulated DNL and INL performance across process corners. DNL


































































Figure 5.18: Simulated DNL and INL of the proposed ADC across process corner
Digital-to-Pulse converter: The Digital-to-pulse converter (DPC) consists of a DTC
followed by a PFD. Fig. 5.19 (b) shows the proposed DTC. It consists of a chain of four
delay cells. Each delay cell is a cascade of two inverter cells (Fig. 5.19 (a)), where one
inverter has a programmable capacitance as the load. An unit capacitance, C0 of 10fF is
implemented. The DTC receives an external clock. The output of the DTC is represented
by CLKD. The delayed clock and the original clock are fed to a PFD. The PFD produces a
pulse which is proportional to the delay between CLK and CLKD (Fig. 5.19 (c)). The test-
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chip is implemented in 65nm CMOS. We have implemented a bit-slice of the design and
input for characterization is serially streamed in for system level analysis. The die photo
and the chip characteristics are shown in Fig. 5.6 B).
Figure 5.19: A) Digital to pulse converter (DPC) for pulse generation B) Die shot and chip
characteristics
5.7 Experimental Results
Fig. 5.20 (a) shows the traditional training procedure for classification of the MNIST
database. The VCO based ADCs have low-power but poor INL performance. Here we
show that the training can be aware of such non-ideality. Fig. 5.20 (b) shows the proposed
training procedure for the MNIST classification. The proposed technique comprehends the
non-linearity (INL) error included in the matrix multiplication. This error-aware model is
used for training and testing (Fig. 5.20 (c)) the MNIST images. This error-aware technique
helps to improve the accuracy of the classification. Fig. 5.21 (a) shows the measured single-
ended VCO transfer characteristics. The single ended VCO has a linear range of 250mV.
Fig. 5.21 (b) shows the VCO transfer characteristics with the range extension technique.





































Figure 5.20: (a) Traditional training procedure (b) Proposed INL aware training and (c)










































Figure 5.21: Measured: (a) Single ended VCO transfer characteristic (b) Folded VCO
transfer characteristic with high input range
Fig. 5.22 (a) shows the DNL of the proposed MM-TADC. The DNL is less than
1.5LSB. Fig. 5.22 (b) shows the INL of the proposed MM-TADC. The INL is less than
7LSB. Fig. 5.23 (b) shows the classification accuracy with and without the INL error-
aware training. We can observe that without error-aware training, the classification error
goes up with increasing INL. However, with INL error-aware training, the classification
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error remains within a ±2-3% margin. The ADC energy per step scales as 22∗ENOB. Here,
ENOB of 5.3 can achieve the same accuracy as an 8 bits with a large INL. With the pro-
posed circuit we achieve more than 5X reduction in power using the TD ADC. Fig. 5.23
(a) shows the digital code vs the differential input voltage for the proposed circuit. We
can observe that after 600mV, the range gets extended. This is achieved by the proposed
folding architecture before the VCO. Table 5.2 shows the power drawn by various blocks
of the proposed MM TADC. For a 700ns pulse width of the DPC, energy/MAC is 1.47pJ.
For 28 ∗ 28 image size with 60 support vectors the estimated total energy is 313nJ. For
Adaboost with 26 weak classifiers, the energy/classification is 8.1µJ. Table II shows the
comparison with previously reported results [13] [47] [14]. [13] [47] perform matrix mul-
tiplication in the voltage domain. The amplifier used in [47] requires a 1-1.2V supply.
The measured energy of our work is comparable to reported results and it uses a digitally



























Figure 5.22: (a) Measured DNL of the proposed front-end (b) Measured INL of the pro-
posed front-end
Table 5.2: Power drawn by various components
Component VCO Counter DPC Adder Total
Power 360nA 40nA 80nA 16nA 376nA
Fig. 5.24 shows the performance of the time-based ADC with and without INL aware
training across process corners. The typical typical (TT) model (SVM co-coefficients) at





















































Baseline (ADC with INL=0)
Figure 5.23: (a) Digital code vs differential input voltage (b) Classification accuracy for a
baseline design and TD ADC based design with and without error aware training










































































Without INL aware (FF)
(a) (b) (c)
Figure 5.24: Classification accuracy of the proposed time based ADC with and without
INL aware training for (a) SS corner (b) TT corner (c) FF corner
60
Table 5.3: Comparison with state of the art works on MM-ADCs
ISSCC 2015 ISSCC 2016 ISSCC 2017 ASSCC 2016 Proposed work
System Object/ECG Object Spatial Image Image
detection detection filtering classification classification
Technology 130nm 40nm 65nm 28nm 65nm
A/D rate 20kS/s 39MS/s NA 2.4MS/s 500kS/s
ENOB 7bits 5-7bits 14bits 8 bits 5.4bits
D/A rate N/A 1GS/s 1.5MS/s - -
Multiplication Voltage Voltage Voltage Voltage Time
mode
Analog/Digital 1.2V 1.1V 1V 1V 0.4V
supply
Input 0.6V 0.5V 1V 1V 0.8V
range
Power 66.3 0.228 260 3 0.46
(mu/MHz)
Energy 16 0.12 2 3.2 1.47
(pJ/MAC)




MIXED SIGNAL NEUROMORPHIC ACCELERATOR FOR AUTONOMOUS
ROBOTS
Most of the recent hardware demonstrations in deep neural networks (DNNs) and con-
volutional neural networks (CNNs) have addressed image classification applications [48,
49, 50, 51, 52] and have demonstrated breakthrough improvements in energy-efficiency.
However, autonomous systems such as mobile-robots, which continuously interact with
the environment need to make decisions. Although this problem shares some similari-
ties with image classification, we understand that truly autonomous systems need to be
able to make such decisions in real-time and also learn from its experiences. Hence, the
next generation of hardware systems that can enable autonomy in mobile-robots, must en-
able decision-making such as path-planning, obstacle-avoidance etc. Fig. 6.1 provides a
broad overview of the three principal classes of machine learning (ML) paradigms: (1)
Supervised learning: It involves learning from large sets of labeled data. Typical exam-
ples include training image classifiers using the Image-Net database [53] or the MNIST
database [54]. Supervised learning involves a training phase and a classification or infer-
ence phase. (2) Unsupervised learning: In unsupervised learning, the neural network is not
trained using labeled data. Instead, the system is trained to create clusters from the training
set [55]. This learning approach can be more bio-mimetic and recently it has been used
to train spiking neural networks. (3) Reinforcement learning: In reinforcement learning,
an autonomous agent trains itself in real-time, by interacting with a dynamically changing
environment and learning from its many experiences. In a pursuit to learning, the agent
first senses the environment using vision sensors, depth sensors, location/position sensors
etc. Next it takes an action and calculates a reward based on the action. The reward allows
the agent to quantify the so-called quality of its action in the given state-space. Eventually,
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Figure 6.1: Three types of machine learning paradigms (1) Supervised learning (2) Unsu-
pervised learning and (3) Reinforcement learning
it learns to maximize the notion of cumulative reward in the long run. Thus RL is a biolog-
ically inspired algorithm that can provide true autonomy in intelligent systems. Recent it
has enjoyed considerable success both in control [56] and game-play [57]. Notably, RL and
other machine learning techniques were used to beat the best human player in Alpha-Go
and play a suite of ATARI games [57].
From a hardware perspective, increased energy-efficiency is a key enabler for true au-
tonomy in edge nodes. As researchers are exploring hardware accelerators for ML applica-
tions, it has been shown that in most networks, 5-6 bits of resolution is sufficient to enable
accurate and robust inference [13, 28, 14]. This has lead to innovative circuit architectures
that target low-power and area [49, 13, 28]. At lower precision, analog and mixed-signal
computing blocks have shown promise. In particular, most of the demonstrations have used
voltage mode circuits [14, 13], enabled by switched capacitor designs to implement linear
algebraic kernels. For example, [27] demonstrates 4-8X improvement in energy-efficiency.
However, it is worth noting, that even with the relatively lower precision of 5-6bits, a suit-
able dynamic range and acceptable linearity need to be maintained. This has resulted in
designs where the supply voltage for mixed-signal circuits is limited to 1-1.2V [13, 14].
On the other hand, algorithm-hardware co-design has resulted in efficient digital imple-
mentations of dynamic-accuracy-voltage-frequency-scaling (DAVFS) [49], wide and vari-
able precision CNNs [58, 59] and even binary neural networks [58, 60, 61]. However,
the applicability of binary networks in successfully solving complex tasks need to be fur-
ther ascertained. [62, 63] have further demonstrated on-chip learning using neuromorphic
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sparse coding techniques. Thus the landscape of energy-efficient ML has seen consider-
able advances and in particular, voltage-based analog/mixed-signal computing has recently
gained well-deserved attention.
To address the problem of supply-scalability in voltage-mode analog circuits, we pro-
pose a different approach, namely encoding information and computing in the time-domain.
An earlier demonstration of time-domain compressive data-conversion can be found in [64].
Time-domain mixed-signal (TD-MS) designs inherit the advantages of analog-computing
including high energy-efficiency at target bit resolutions. However, it also allows us to relax
the supply voltage requirement, since the dynamic range is expressed in time. Our proposed
time-based multiplication-and-accumulation (MAC) technique provides an energy-efficient
alternative to digital implementation, exhibits seamless interfaces with digital memory cir-
cuits and also demonstrates voltage and process-scalability like digital logic.
In spite of the success of RL on the algorithm front, hardware demonstrations of RL are
limited to early demonstrations in object recognition [65] and noise-shaping [66]. However,
for energy-constrained mobile-robots that are used for surveillance and exploration; ad-
vances in RL algorithms need to be matched with efficient circuit and hardware designs. In
this paper, which is a follow up of [67], we demonstrate a neuromorphic accelerator for RL
which: (1) implements Q-learning using a fully connected neural network, (2) demonstrates
energy-proportional-computation using TD-MS circuits, and (3) uses a stochastic network
of synapses to reduce data over-fitting. The proposed accelerator consumes 690µW of peak
power at 1.2V. The accelerator can operate down to a low supply voltage of 0.4V; making
it a voltage-scalable mixed-signal neural network.
6.1 Basics of Reinforcement Learning
For a detailed overview of RL techniques, algorithms and applications, interested readers
are referred to [56]. In this section, we will provide a short overview of Q-learning which






























Figure 6.2: (a) The basic steps in RL (b) Q-learning as an implementation of RL that has
been implemented in this test-chip
states, actions and cumulative rewards. The agent transitions between states (St and St+1)
via an action At. From a neurobiology stand-point RL finds similarities when compared to
the operation of the basal ganglia in the human brain [68]. It has been observed that the
cerebral cortex performs state/action representations, the striatum performs reward predic-
tions, the palladium assists in action selection, and the dopamine neurons perform complex
operations akin to the temporal difference method. Q-learning inherits these neuromorphic
properties and continues to be a well-studied RL technique. This has been illustrated in
Fig. 6.2 (a) and (b), where the different parameters have been shown. Q-learning works
on the principle of the action-value-function (Q(St, At)) which can implement an optimal
action policy for a finite set of states. This is an off-policy learning technique [56] and has
been shown to exhibit faster convergence compared to on-policy learning algorithms such
as SARSA [69]. The core of the algorithm is based on the iterative update of the Q-value, as
an agent navigates through a series of (state,action,reward) tupules. This iterative scheme
is derived from the Bellman equation [70] for optimal control. The iterative algorithm can
be summarized as:
Qt+1(St, At) = Qt(St, At) + α(Rt + γmaxQt(St+1, At)−Qt(St, At)) (6.1)
where, γ is the discount factor and α is the learning rate. α is reduced from 1 to zero in
the steps of 0.001. γ is used to prioritize the rewards; immediate rewards are given higher
priority whereas the distant rewards are discounted. It is easy to understand that the size
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Figure 6.3: System architecture illustrating the different circuit blocks and the interface to
the external micro-controllers (Raspberry PI) and motor drivers
of the state-action space grows as (S × A). To enable real-time Q-learning, one can store
the Q-values corresponding to the state, action, reward, and next-state in a look-up table.
However, with a growing (S × A), a huge memory capacity is required. Therefore, the
Q-value is typically approximated as a neural network output [57]. The sensor provide the
states (St). States act as inputs to the neural network. The neural network provides the
Q-values corresponding to the set of possible actions. In our demonstration system, we use
three ultrasonic sensor inputs, and the mobile-robot can move in three possible directions
(left, center or right). Once, the maximum argument of the Q-value is determined, the
robot moves in that particular direction with a finite probability, ε. The value of ε is fixed in
the current design. By taking a series of actions in the state-space the robot calculates the
reward for each action and trains the neural network via back-propagation, thus creating
a robust functional mapping from the state-space to the action-space. The principal steps
carried out by the neural network constitute of the following:
1. For the current state St, we perform a forward pass of the neural network to obtain
the Q-values for all actions.
2. We take an action, At perform a forward pass for the next state, St+1 and calculate
maximum overall network outputs maxAt+1Q(St+1, At+1).
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3. We set the target Q-value as a sum of the immediate reward,Rt and γmaxAt+1Q(St+1, At+1),
using the maximum value calculated in the previous step.
4. We define a loss function based on the target and update the model weights using
backpropagation.
We will describe mapping of the algorithm to the current hardware design in Section 6.4.
6.2 System Components and Architecture
In this section, we provide a brief overview of the system components and the system
architecture.
6.2.1 Ultra-sonic Sensors as State Estimates
We use ultra-sonic sensors for measuring the distance of obstacles. The ultra-sonic sensors
receive periodic trigger signals from an associated raspberry PI based micro-controller.
The sensor emits a sonic signal in response to the trigger signal. The echo pulse is raised
to high at the end of the the sonic burst. Once the reflected wave is received, the echo pulse
is pulled down. The pulse width of the echo signal is proportional to the distance from the





where d is the distance from the obstacle, c is the velocity of sound in air, and t is the
pulse width of the echo pulse. In traditional digital processing, the echo pulse needs to be
converted to a digital value. Hence, it requires a pulse to digital converter. However, in
the current TD-MS design, the neural network can directly process the pulse based echo
signal thus reducing both the latency and energy of analog (time) to digital conversion.
Our current system uses three ultra-sonic sensors and the vector of the three distances
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[dleft, dcenter, dright] defines the state-space. The left and right sensors are placed at an
angle of 30with respect to the center.







pulse Pulse width 
proportional to 
distance
Timing for ultra-sonic sensor
Figure 6.4: (a) Ultra-sonic sensor (b) Timing diagram of ultra-sonic sensor
6.2.2 System Architecture
Fig. 6.3 shows the system architecture and illustrates four main components : (1) three
ultra-sonic sensors (2) the proposed RL test-chip (3) a Raspberry PI based micro-controller
and (4) motor drivers and motors for each of the four wheels. The ultrasonic sensors are
used to find the distances from three directions, as described in the previous section, and is
periodically clocked by the Raspberry-PI. The echo signals from the ultrasonic sensors are
fed to the test-chip and the Raspberry-PI. During RL training the Raspberry PI stores the
(St, At, Rt, St+1) in a scratchpad memory and feeds the data to the test-chip. The test-chip
first performs inference (from sensed states to actions). Next, it updates the reward-based
neural-network model via back-propagation and gradient descent. The test-chip sends a
2-bit control word indicating one of three possible actions (move left, move forward or
move right) to the Raspberry-PI, which in-turn sends the control command to the motor
controllers.
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6.2.3 Neural Network Implementation
A fully-connected (FC), three-layered neural-network provides a functional mapping from
the state-space to the Q-values of the action-space. The first layer obtains pulse-domain
data from the three ultra-sonic sensors (D = [dleft, dcenter, dright]) as well as a bias value
for the input layer (BIAS). The inner products of (D) and the weights from the input
layer to hidden layer (wIH) are computed in the time-domain and accumulated in a 15-bit
counter. A digital word, consisting of the first 7 MSBs of the counter, is fed to a digital-to-
pulse-converter (DPC). The DPC natively implements a rectified linear unit (ReLU) based
activation function and produces neuron outputs as pulses. We choose ReLU, as opposed
to other activation functions, because of faster and more stable convergence. The outputs
to the DPC represent the outputs of the hidden layer of neurons (H):
H = ReLU(D ∗ wIH) (6.3)
The number of neurons in the hidden layer is 84. In our demonstration platform, we
simulated various grid-world examples and for a grid-world of 104 nodes, we found that
84 neurons in the hidden layer performed satisfactorily both in terms of convergence speed
and accuracy. More complex environments with more complex dynamics (such as mov-
ing obstacles) will require a larger number of neurons and hidden layers. Further, it is
worth mentioning that navigation via ultra-sonic sensors has limited accuracy and is also
computationally less intensive. At-scale systems that can navigate using camera based im-
ages require significantly larger neural networks models. However, the current prototype
demonstrates an RL system enabled by scalable hardware primitives, capable of learning to
navigate in a real-environment, albeit with limited complexity. The outputs of the hidden
layer (H) are multiplied by the synaptic weights of the hidden-to-output layer (wHO) to
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produce the final output (Q) of the neural network. We can express this as:
Q = H ∗ wHO (6.4)
The output (Q) consists of 3 Q-values corresponding to the three directions for the
motor control (Qleft, Qcenter, Qright). The argument of the maximum Q-value among the
three outputs determines the direction of motor control (At) via a winner-take-all (WTA)
circuit. Thus the agent can move either left, forward or to the right. The flow of input
pulses from the ultra-sonic sensors to the hidden layer outputs and finally to the output of
the network is sequential. At is encoded in a 2-bit word and sent off-chip to the Raspberry-
PI for motor control. We use a scan chain to initialize the neural network weights to random
values. Alternatively, the neural-network can be initialized to pre-defined weights obtained
from simulations, using transfer learning [56].
6.3 TD-MS Circuit Architecture and Design
In this section we introduce the design of TD-MS circuits and corresponding circuit archi-
tectures.
6.3.1 Multiply-and-accumulate (MAC) in a TD-MS architecture
Fig. 6.5(a) illustrates the proposed time-based multiply-and-accumulate (MAC) circuit. It
has a pulse input (Tpi) used as the “Enable” signal to an up-down counter. This pulse is
obtained from the ith ultrasonic sensor (i = 1, 2, 3) in case of the hidden layer neurons
or from the ith hidden layer neuron (i = 1, 2, .., 84) in the case of the output layer. We
store the synaptic weights of all the fan-ins locally at each neuron. The weight is a 6-bit
value expressed in signed-magnitude format where the MSB is the sign bit. The 5 LSBs
(W[0:4]) are connected to a multiplexor. Tpi controls the select bit of multiplexor. If the
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Figure 6.5: (a) Proposed TD-MS multiply and accumulate (MAC) unit, (b) DCO unit cell,
(c) 3 stage DCO design
to a digitally controlled oscillator (DCO), thus creating a gated-DCO. The 3-stage DCO
converts the digital value to a frequency proportional to W[0:4]. Each stage of the DCO
consists of a bank of parallel binary-sized inverters controlled by the digital value (W[0:4])
as shown in Fig. 6.5(b) and (c). The frequency of the DCO for the ith word (Wi), ignoring
second-order effects such as non-linearity, is given by:
FWi = Wi ∗ F0 (6.5)
where F0 is the unit frequency of the DCO corresponding to a code1 when W = 00001.
The clock to the counter is driven by the DCO, and the enable signal is controlled by the
pulse width (Tpi). Hence, the counter output is given by:
DTi = FWi ∗ Tpi = Wi ∗ F0 ∗ Tpi (6.6)
From Eq. 6.6 we can observe that the counter output is proportional to the product
of the weigth (Wi) and the pulse width (Tpi) of the gating signal. This is a true mixed-
signal multiplier, where one of the input is a pulse (analog), and the other input is a digital
value stored in the local memory. The counter provides accumulation natively. In the


































Figure 6.6: (a) Circuit implementation of the digital-to-pulse converter (DPC) illustrating
the (b) cascade of delay elements, (c) phase-frequency Detector (PFD) and (d) the delay
cell for DT[i] input.
For each of these pulses, the TD-MS MAC loads the corresponding synaptic weight (Wi)








Wi ∗ Tpi ∗ F0 (6.7)
Before the beginning of the update the counter is reset to all zeros expect for the MSB
which is reset to 1. This allows the counter to count up (for Wi > 0) or count down (for
Wi < 0). At the end of the update cycle, the sign of the MSB indicates whether DT > 0
or DT < 0, a key threshold that is subsequently used by the non-linear activation function,


















Figure 6.7: Timing diagram for the time-domain MAC logic illustrating accumulation over
two cycles, one with positive synaptic weight and one with a negative synaptic weight.
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6.3.2 Digital to Pulse Converter (DPC) Based Non-Linear Activation
After the linear MAC operation, a digital-to-pulse converter (DPC) is used to implement
the non-linear activation function of the neuron. The schematic diagram of the DPC is
shown in Fig. 6.6(a). It consists of a digital-to-time converter (DTC) followed by a phase-
frequency-detector (PFD). It receives a 7bit input (DT) which is obtained from the output
of the TD-MS MAC. The DTC consists of cascaded delay chains, as shown in Fig. 6.6(b).
Fig. 6.6(c) shows the schematic of the PFD. The PFD receives clock signal (CLK) and a
delayed version of CLK (CLKD) as inputs. Each delay chain consists of two paths: one
path directly feeds the input to the output through NOR-based buffers, and another path
transmits the input through a bank of binary-sized inverters, as shown in Fig. 6.6(d). The
buffers are sized to produce binary-weighted delays that scale as 2i for i=0 to 6. The control
word for the DPC is DT (output of the MAC), whose MSB is 1 when the accumulated value
of the MAC is non-negative or 0 otherwise. We use the MSB to gate all the lower bits before
they are applied as a control word to the DTC, as shown in Fig. 6.6(b). As a result, the DPC
produces an output given by:
Tpout =

0 if DT ≤ 0
DT ∗ T0 if DT > 0
(6.8)
This shows that the final output (Tpout) of the TD-MS neuron implements an ReLU
activation function:
Tpout = ReLU(DT ) (6.9)
To generalize, in a cascaded design where the output of one pre-synaptic neuron, i,
drives the input of the post-synaptic neuron, j, the time-domain pulses, Tpij represent prop-
agation of information through the network. In ML literature, this is typically denoted by
Xij . Here Tpij = Xij ∗ T0. The synaptic weight between the two neurons is Wij . By























Figure 6.8: Break-down of the energy to compute for TD MAC across various input and
weight codes. The energy is normalized with respect to a centrally placed code.
simply as:
Tpoutj = T0 ∗ReLU
(∑
j
Wij ∗Xij ∗ F0 ∗ T0
)
(6.10)
Equation 6.10 illustrates that the TD-MS neuron can successfully implement an ReLU
based neuron and encodes both the inputs from pre-synaptic neurons and output in time-
domain. It should be noted that the portion of the equation within the parenthesis is di-
mensionless. An example of the timing diagram is shown in Fig. 6.7, where the cascaded
operation of the DCO, the counter based accumulator and the output of the ReLU are
shown with specific values. The treatment, shown above, captures first order effects only.
Second order effects, such as non-linearity of DCOs lead to error in calculating the MAC,
which can lead to loss of accuracy. However, RL algorithms like many other online ML
techniques is forgiving to such non-idealities, albeit within limits.
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Figure 6.9: A 2D plot of the energy surface illustrating the energy/MAC for (a) digital
implementation and (b) TD-MS design, with 6b inputs (X and W )at VCC 0.6V. We note
that more energy is consumed for important operations where |X| and |W | are large. The
average energy/MAC for the TD-MS implementation is 0.7× that of the digital implemen-
tation.
(a) (b)
Figure 6.10: Results from synthesis and place-and-route of the complete design show that
the TD-MS consumes: (a)45% lower area and (b 47% lower interconnect power, compared

























































































































Figure 6.11: Simulated post-synthesis leakage power at three different temperatures (a) 0C
(b) 50oC (c) 100oC for the digital and TD-MS design
75
6.3.3 Energy and Power Analysis of the Proposed TD-MS Design
For the application in hand, sensor data (state-estimates) is acquired at regular intervals.
Hence, the amount of compute needed per unit time is approximately constant, depending
on the speed of the mobile-robot and the complexity of the environment. Hence, we wish
to compute at the lowest possible energy, while being cognizant of the range and resolu-
tion of the data. TD-MS designs provide some unique characteristics, as we describe here.
From simulations on the 55nm technology node at VCC = 0.6V , we explore the energy
consumed by the various blocks (after synthesis with tight constraints on power and area)
in the time-based neuron and plot them in Fig. 6.8. Since the number of switching events
in the TD-MS design depend on the magnitude of the operands (Xij and Wij), the energy
consumed also shows a strong dependence onXij andWij . The 9 pie charts (for W=5, X=5
to W=30, X=63) illustrate the normalized energy per MAC. For lower values of the DCO
code (Wij < 15) the energy consumption is dominated by the DPC. Subsequently, the DCO
power becomes dominant when the DCO code increases beyond 15. Further with increas-
ing magnitudes of the operands, the total energy to compute a MAC also increases. This is
an interesting design choice, because of two observations specific to the algorithm. Firstly,
larger operands correspond to more important parts of computation in the network and typ-
ically represent the flow of critical information. Secondly, in trained neural networks, the
magnitudes of the weights tend to cluster around low values. We take advantage of both
of these observations in TD-MS designs because of its energy-scalability with the impor-
tance of the computation, which is a bio-mimetic approach. We capture this in Fig. 6.9
by plotting the energy to compute as a function of the input (Xij) and the weight (Wij).
In binary coded arithmetic, we do not see any such trend, since the number of switching
events is not correlated to the magnitudes of Xij or Wij . It is worth noting that a digital
design is expected to produce higher performance than a TD-MS design which inherently
uses time for data-encoding. However, as long as the time required to complete the data-
processing is acceptable, as is the case in this application, TD-MS provides a bio-mimetic
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and energy-efficient approach. We note that on an average, where all the combinations of
Xij and Wij are equally likely, TD-MS based MACs spend 30% lower energy at iso-VCC
compared to an array based digital MAC. We also compare the post-synthesis area of the
TD-MS design vis-a-vis a digital design and observe (1) 45% lower system area and (2)
47% lower interconnect power. The lower interconnect power comes from the fact that the
outputs of the neurons travel through single bit interconnects and undergo only one 1 ↪→ 0
and one 0 ↪→ 1 transition. This saves both leakage and switching power compared to a
bit-parallel digital design, albeit at the cost of performance. This also consumes less dy-
namic energy compared to a bit-serial digital interconnect where a 6-bit word will typically
undergo multiple transitions. The compact area of the TD-MS design is further reflected
in Fig. 6.11 where the total simulated leakage power of TD-MS and digital designs across
three temperatures 0oC, 50oC and 100oC corners are shown. On an average the leakage
power in TD MAC is 35% less compared to the digital implementation.
6.3.4 Time-Domain Stochastic Synapses
It is well studied in the ML community [71] that the introduction of stochasticity in synaptic
connections avoid over-fitting of data. Along with stochasticity, drop connect is also used to
eliminate random synaptic connections during training. Both of these regularization tech-
niques assist in generalizing the learned neural network model to unknown environments.
Here we introduce stochasticity in the synaptic connections in the time-domain, as shown
in Fig. 6.12(a). High-speed local linear-feedback-shift-registers (LFSRs) drive multiplex-
ers which tap various nodes of a synaptic buffer chain. A part of the buffer chain provides a
fixed delay, and a part of the buffer chain has a stochastic delay. Stochasticity is introduced
by changing the delay between the 1 ↪→ 0 and the 0 ↪→ 1 transitions. Fig. 6.12(b) depicts
the LFSR circuit and how the multiple output bits enable stochasticity as signals propagate.
Since these synaptic connections propagate Xij , the variable delay introduces controlled

























Figure 6.12: Stochasticity and drop-connect are implemented by intentionally introducing
randomly varying delays between the 1 ↪→ 0 and the 0 ↪→ 1 transitions. The randomness
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Figure 6.13: Timing diagram for the feed-forward neural network illustrating the parallel
and sequential components of the data-flow
thereby preventing any signal propagation and enabling drop-connect.
6.3.5 Information Flow in the Feed-Forward Direction
The timing diagram for information flow in the feed-forward network is shown in Fig. 6.13.
The input signals from the ultrasonic sensors (E1, E2 and E3) are processed in a sequential
manner. 84 TD-MS neurons perform MAC operations with weights (W IH1,1 to W
IH
1,84) and
the E1 pulse, all in parallel. Next for the E2 pulse from the ultrasonic sensor, the next
set of eighty-four weights (W IH2,1 to W
IH
2,84) are used. This is followed by the pulse from
E3. Next, the time-domain outputs of the 84 neurons in the hidden-layer are generated





1,3 in parallel at the three output neurons respectively. Next, the output
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pulse of the second neuron of the hidden-layer is generated, multiplied by WHO2,1 , W
HO
2,2
and WHO2,3 in parallel and accumulated. This continues till all the 84 neurons of the hidden-
layer have fired. Finally, the outputs of the three output neurons are generated and they
encode the Q-values corresponding to the three actions. A winner-take-all (WTA) decides
on the most favourable action and sends a 2-bit command to the Respberry-PI, which in
turn enables the corresponding motor controls. The test-chip runs on a system clock, which
maintains synchronicity among sensor activation, data flow, memory read operations and
output generation.
6.4 System Architecture for Learning via Back-propagation
In the previous section, we have described data flow in the forward direction. For online
reinforcement-learning (RL) we perform back-propagation using gradient descent. Back-
propagation involves the following discrete steps: (1) Evaluation of the output gradients
(GDO) (2) Evaluation of the gradients at the hidden layer (∆H) (3) Evaluation of the gra-
dients for the weights from the input to the hidden layer (wIH) and from the hidden to the
output layer (wHO) (4) Updating all the weights.
The output gradient is computed using a support vector machine (SVM) hinge-loss
function. Fig. 6.14(a) illustrates the steps implemented in the current system. (GD0) takes
two cycles. Let us denote the Q-value corresponding to the label stored in the state-action
table by QYI . Here YI is the action corresponding to maximum Q-value. QYI can be
expressed as:
QYI = Rt + γ.max(Q(St+1, At)) (6.11)




max(0, Qj −QY I + 1) (6.12)
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((Qj −QYI + 1) > 0?1 : 0) (6.13)
Finally, we calculate the gradient of loss for (j 6= YI) as:
GD(j) = ((Qj −QYI + 1) > 0?1 : 0) (6.14)
It takes two cycles to calculate the gradient. Fig. 6.14(b) depicts the schematic of the
corresponding circuit. Qj is added with 1 and subtracted from QY I . The subtracted value
is compared with 0. The comparator output is used as the select bit for selecting 0 or 1 in
the accumulator. Hidden layer gradients are computed using the dot product between the
output gradient (GD0) andwHO. This is illustrated in Fig. 6.14(c). It can be mathematically
written as:
∆H,O = GDO ∗ wH,OI,J (6.15)
84 parallel units of DCOs and DPCs are used for calculating the gradients of the hidden
layer. Fig. 6.15 shows how the gradient of the hidden to the output layer is calculated. The
hidden layer output is generated from the feed-forward iteration and is multiplied with the
output gradients to finally obtain the gradient of the hidden to the output layer weights,
dWHO.
dWH,O = H ∗ wH,OI,J (6.16)
Next, the hidden layer gradients are passed through the gradient of the ReLU and mul-


















































Figure 6.14: (a) The flow-chart showing the different components of back-propagation (b)
Implementation of SVM hinge loss estimation during back-propagation (c) Schematic of
the circuit that implements the update of the hidden layer gradients (∆H,O)
schematically shown in Fig. 6.15. dW IH is obtained as:
dW I,H = X ∗ReLUG(∆H,O) (6.17)
Finally, the update rules for wIH and wHO can be expressed as:








The design of hardware based back-propagation uses linear algebraic kernels which
are similar to the feed-forward path. This allows us to share hardware resources. As a
matter of fact, the 84 neurons at the hidden layer, consisting of DCOs and DPCs are fully
programmable to compute both in the feed-forward (inference) as well as the feed-back






















































Figure 6.15: Circuit components showing the process of weight update across layers during
back-propagation
Figure 6.16: Timing diagram for back-propagation during reinforcement learning
(a) (b)
Figure 6.17: 2D surface plot illustrating the process of learning (weight update) for (a)
the input to the hidden layer weights wIH (b) the hidden to the output layer weights wHO.
The model weights are shown in column vectors and their evolution in time (number of
iterations) is shown by color coding.
6.4.1 Data-Flow during Back-Propagation
Fig. 6.16 illustrates the timing diagram for performing back-propagation and gradient de-
scent. The principal algorithmic steps have been shown here. After each update the corre-
sponding Q-values and hidden layer weights are updated in each registers. Fig. 6.17 shows
an example of how the weights are updated during reinforcement learning. Here the en-
82
tire weight vector is shown as a vertical column and its evolution with time (or iteration
number) is plotted. We note that as the system learns from its environment, the weights
settle down to optimal value. It can also be noted that the magnitude of the majority of the
weights is low, which has been discussed earlier in Section 6.3.3.
6.5 Design Flows for TD-MS Circuits
One of the main advantages of TD-MS circuits is our ability to map them to the traditional
synthesis, and place-and-route (PnR) flows. As an example, we first design one stage of
the DCO, characterize it and create the corresponding physical design. Next, we design the
entire multi-stage DCO for target speed and dynamic range. One of the takeaways from
the exercise was that the entire three stage DCO needed to be presented as a single block
to the PnR flow, to avoid mismatches among the VCOs and timing-closure. Similarly, the
DPCs are characterized as single macros and used in the back-end flows. By doing so,
we minimize within-die variation, which results in better tracking of T0 and F0. Functional
verification during synthesis is completed using behavioral RTL for the digital blocks, clock
circuits and structurally modeling the DCO and DPCs. Once functional verification is
complete, we combine the structural RTL with the rest of the digital blocks. This allows us
to use back-end tools for the final design closure. TD-MS circuits use digital gates, which
allow us to use both front-end and back-end tool-chains as long as the mixed-signal blocks
synthesized and laid out as distinct macros.
6.6 Measurement Results
The test-chip is fabricated in 55nm CMOS process and occupies an active area of 1.25mm∗
2.25mm. The chip characteristics are shown in Fig. 6.18. Before going into the measure-
ment results from the test-chip, let us define the application space. We use the test-chip in a
mobile-robot that can perform obstacle avoidance in a limited space. The design is scalable










































Technology 55nm 1P8M CMOS





Figure 6.18: Chip micro-graph and characteristics
function (R(t)) is defined as follows:
Rt =

−100 if the robot collides
30− (dleft + dcenter + dright) otherwise
(6.20)
Initially, the robot explores the environment by taking random steps and update the
weights of its neural network (exploration phase). Progressively, the learning rate decreases







































































Figure 6.20: Design space of DCO and DPC showing scalability till 0.4V
fly (exploitation phase). Fig. 6.19 depicts the system setup with the test-chip along with
the Raspberry PI and the motor drivers. We use an external MEMS oscillator for clock
generation on the board. Level-shifters are used at the interface between the test-chip (1V
supply) and the Raspberry PI (3.3V supply).
To functionally characterize the test-chip, we need to understand how the design space
is constrained by the two fundamental design parameters, F0 and T0. This is shown in
Fig. 6.20. If the DCO runs too fast (high F0), the counters overflow. If the DCO runs too
slowly (low F0), then we lose resolution in the MAC units. For the current design, we
choose a 21b counter, and the measured results show that the F0 and T0 track each other
over a wide range of supply voltages. This provides correct operation as well as voltage
scalability from 1.0V down to 0.4V. We suspect that the test-chip ceases to function at 0.4V,
when the local register and memory circuits start to fail.
The measured frequency of the DCO, FDCO (of the hidden layer) shows peak perfor-
mance of 780MHz (at 1V). Fig. 6.21 shows the measured linearity of the DCO. We measure
a peak INL of 1.2 LSB (1.6 LSB) at 1V (0.4V) and a peak DNL of 1.5 LSB (2 LSB) at
1.0V (0.4V). Fig. 6.22 shows the measured linearity of the DPC. The measured TDPC ex-
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Figure 6.22: Measured linearity of the DPC
of 1.5 LSB (at 1V) and 1.8 LSB (at 0.4V). The dynamic range (DR) of the DPC is 4.9µsec
and 2.8msec for supply voltages of 1V and 0.4V respectively. We note that: (1) the DCO
and the DPC are both composed of programmable buffer chains and their delays track each
other across VCC and (2) the programmability of the DPC and the DCO depend on the
number of stages of buffer delay, which results in high linearity. Fig. 6.23(a) shows the in-
tentionally introduced LFSR jitter normalized to a mean pulse width. We can observe that
the jitter variance is within 40% and can be further tuned by programming the fixed and
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stochastic parts of the synaptic delay chains. To evaluate the effectiveness of the stochastic-
ity in the network, we train the robot for obstacle avoidance with and without stochasticity.
Fig. 6.23(b) illustrates the loss function over time, and we observe that compared to a de-
terministic network, a stochastic network converges faster. From inference measurements
in different environments, we have further validated that the system generalizes better with
a stochastic network and prevents over-fitting on the training environment.
Fig. 6.24(a) shows the measured the clock frequency (FMAX) as a function of VCC
from 0.4V to 1V. Fig. 6.24(b) illustrates the corresponding energy measured separately for
inference and training. At a supply voltage of 0.8V the energy consumption for training and
inferences are 1.5nJ and 670pJ respectively. This corresponds to a peak energy-efficiency
Figure 6.23: (a) The distribution of stochasticity on the synaptic connections as measured
through the jitter on a mean synaptic pulse at VCC of 0.4V, 0.6V and 1.0V. (b) Role of




















































































Figure 6.24: (a) Measured performance and power as a function of the supply voltage (b)
Measured energy-efficiency as measured by the energy to perform a single inference and
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Figure 6.25: Distance covered by the robot via RL as a function of the number of clock
cycles or iterations.
of 1.25pJ/MAC.
When the entire system is assembled, the supply voltages and power consumed by the
various components are summarized in Table 6.1.
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Table 6.1: Power consumed by different system components
Component Current (A) Voltage (V) Power (W)
Ultrasonic sensor 0.015 5 0.075
Motor Drivers 1.2 6 7.2
Raspberry-PI 2.5 5 12.5
Test-chip 0.575m 1 0.69m
The Fig. 6.25 illustrates the distance moved by the robot in the presence of obstacles in
a particular experimental setup.
In Table 6.2, we compare the current test-chip with state-of-the-art silicon implementa-
tions of neural networks. We believe that this is the first implementation of RL particularly
for edge-robotics. Comparison with other reported results reveals that the TD-MS topol-
ogy is energy-competitive and can work down to 0.4V at a peak power-efficiency of 3.12
TOPS/W.
Table 6.2: Comparison with the other hardware implementations of neural networks
This work [65] [50] [49] [51] [20] [63] [62] [73]
ML System Reinforcement Object CNN-RNN CNN DNN DNN Spiking Spiking DNN
Learning Recognition LCA LCA
Technology 55nm 65nm 65nm 180nm 65nm 65nm 65nm 65nm 28nm
Circuit style Time domain Digital Digital Digital Digital Digital Analog Digital Digital
Mixed-signal
Area 3.4mm2 4mm2 16mm2 3.3mm2 16mm2 16mm2 1.3mm2 1.85mm2 5.76mm2
Learning/ Online Offline Offline Offline Offline Offline Online Online Offline
Training in real time
Stochasticity Present Absent Absent Absent Absent Absent Absent Absent Absent
Resolution 6b 16b 16b 4b-16b 16b 16b NA 4b, 5b, 8b, 16b
and 16b
Power 690µW at peak 121mW 63mW 7.5-300mW 45mW 278mW 87mW 268mW 63.5mW
performance
Supply voltage 0.4-1V 1.2V 0.77-1.2V Unavailable 1.2V 0.82-1.17V 0.9V 0.45-1V 0.6-1.1V
No. 254,000 Not Not Not Not Not 1.7M 9.9M Not
inferences/sec Reported Reported Reported Reported Reported Reported
No. 118,000 Not Not Not Not Not Not Not Not
training/sec Reported Reported Reported Reported Reported Reported Reported Reported
Performance 3.12 1.24 8.1 0.26-10 1.42 0.21 3.43 Not Not
(TOPS/W) Reported Reported
Application Autonomous Object General Visual CNN Vision Vision Vision MNIST
mobile-robotics Recognition recognition processor
Min. Energy/ 690pJ Not Not Not Not Not Not Not 0.58µJ
inference Reported Reported Reported Reported Reported Reported Reported
Min. Energy/ 1.5nJ Not Not Not Not Not 50.1nJ Not Not
training Reported Reported Reported Reported Reported Reported Reported
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CHAPTER 7
DEEP CONVOLUTIONAL NEURAL NETWORK TRAINING FOR
EDGE-COMPUTING
Convolutional Neural Networks (CNNs) performs image classification. Generic CNN ar-
chitecture is represented in Fig. 7.1. The input image is a 2D matrix format. The network
has several sets of convolutional (Conv.) layers and fully connected (FC) layers. In FC
layers every input neuron is connected to the output neuron through a parameter referred
to as weight. FC layers are not feasible to be used for the large input image classifications.
For images of size 224∗224∗3, with the FC layer, the number of parameters for input layer
will be 1.5M. If we choose 1000 hidden/output neurons, the total number of weight param-
eters will be 1.5G. If we use 2-byte for representation, the memory requirement blows up
to 3GB. It will put huge area constraint on the hardware.
Therefore, convolutional layers are used to extract essential features. Convolution
directly reduces the number of parameters required for computation. Convolution per-
forms the local computation between input and filter. The filter slides across the input
image/feature to produce output features. Generally, 10-100 filters are present in every
layer. From Fig. 7.1 we can observe that primary convolutional layer output corresponds to
feature like edge, change in color, etc. Primary set of convolutional layer represents Gabor
filters. The intermediate and output convolutional layer output correspond to higher level
features like glass, tire of the car. The output of the last convolutional layer is vectorized
into a 1-dimensional vector. It is followed by 1 to 3 fully connected networks.
Table. 7.1 shows the details of different CNN architectures used. AlexNet, LeNet has
few numbers of parameters required. Accuracy was tested for ImageNet database having
1.2M images. VGGNet and ResNet have comparable accuracy for 1.2M images. VGGNet
has a more straightforward set of convolutional layers compared to ResNet. We choose
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Convolutional layers Fully connected 
layers
Figure 7.1: Deep Neural Network structure
Table 7.1: Summary of state of the art DNNs
Metrics LeNet-5 AlexNet VGG-16 ResNet-50
Top-5 error N/A 16.4 7.4 5.3
Input Size 28 ∗ 28 227 ∗ 227 224 ∗ 224 224 ∗ 224
No. of conv. layers 2 5 16 49
No. of filters 6,16 96,384 64,512 64,2048
No. of weights 2.6k 2.3M 14.7M 23.5M
No. of FC layers 2 3 3 1
No. of weights 58k 58.6M 124M 2M
Total weights 60k 61M 138M 2M
Top-5 error(%) NA 16.4 7.4 6.7
VGG-Net for transfer learning implementation for our work.
7.0.1 Need for transfer learning
VGG-Net has 13 convolutional and three fully connected layers. The total number of pa-
rameters for VGG-Net is 138M from Table. 7.1. If we use 2 bytes for storage, the total
memory requirement will be 272MB. Training 138M in an area and power constrained
edge-device will be not possible. Therefore, we choose transfer learning for implementing
the on-learning for edge-devices. VGGNet [74] structure is shown in Fig. 7.2.
Transfer learning [75] is one of the promising solutions which helps to reduce the num-
ber of parameters required for training on edge computing systems. The TF learning struc-
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Figure 7.2: VGG-Net structure for image classification
Fixed weights from image net
Last FC
Pruned from 1000 to 4
Tunable
Figure 7.3: Transfer Learning for CNN
ture for VGG-Net is represented in Fig. 7.3. Pre-trained VGG-Net model is loaded for
VGG-Net till the last FC layer. The last FC layer based on ImageNet has 1000 classes.
We choose the Kaggle database having four classes to estimate the performance of VGG-
Net loaded with ImageNet. Therefore, the number of classes is pruned from 1000 to 4 for
Kaggle database. We train only the last FC layer for estimating the accuracy for Kaggle
database. The classes present in the Kaggle database are dog, cat, horse, and humans.
Fig. 7.4 shows the methodology used for transfer learning. We use Keras library for
deep neural network processing. The ImageNet trained model is loaded in Keras till the
last fully connected layer. For the last FC layer training, we write a full custom code using
python and Numpy. Numpy is a numerical algebra processing library in python. Through
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ImageNet model loaded in Keras
till last FC layer















Keras API: Uses TF 
as backend with 
higher level functions
• Can operate on DNN model
1
Figure 7.4: Methodology for Transfer Learning using CNN
this methodology, the performance of the transfer learning has been estimated.
Fig. 7.5 shows the last FC of VGG-Net corresponding to Kaggle database classes. The
(n − 1)th layer output has 4096 outputs (represented by matrix a). The 4096 outputs are
multiplied with weights matrix of size (4096 ∗ 4) to get four output scores (z) which cor-
respond to 4 classes namely cat, dog, horse, and humans. The output scores are converted
probabilities, through softmax, and argmax functions.
The output scores are estimated by
z = a ∗ w (7.1)
The softmax classification estimates the probability of each score. The probability of






Computing the exponential function requires hardware to implement Taylor approxima-
tion for the exponential function. Softmax function is highly computationally expensive.




























Figure 7.5: Inference and cost estimation for last FC layer
Argmax function squashes the output scores into 0’s and 1’s by comparison. The probabil-
ity of the maximum score is 1. The probability of the corresponding to all other scores is











max(zj − zyi + 1) (7.4)
From Fig. 7.5 we can observe that the training label is the cat. However, the score
for the cat is less than the scores for horse and dog. Therefore, the loss concerning to dog
label is the difference between dog and cat score plus 1. 1 is bias value added to make sure
that correctly classified value should be at least one greater than the misclassified label.
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Through, Eq. 7.4, the total loss corresponding to cat class is 198.
Training is an iterative process where we update the weight parameters to achieve cor-
rect classification. Transfer learning purpose we update the weights of the last FC network.
Therefore, we need to find how the gradient of cost function concerning weights. The










= aT · δL (7.5)
where ∂J
∂wi
is the gradient of the cost function with weights, ∂zi
∂wi
is the gradient of the
output scores with weights and δL corresponds to the gradient of the output layer.
δL for the argmax classification is given by






where δLyi is the gradient output corresponding to training label. δ
L
j is the gradient of
output corresponds to all the non-training label scores. δL for the Softmax classification is
given by
δLj = pj − Y j (7.7)
pj is the probability of jth class, and Yj is the one-hot encoded vector corresponding to
the training label yi.
Table. 7.2 shows the output layer gradient (δLj ) for softmax and argmax classifiers.
For misclassified label cat, softmax assigns -1 gradient whereas argmax assigns -2. Soft-
max assigns one gradient for the maximum score whereas argmax assigns score one each
for labels whose score is greater than cat score. Negative gradient scales up the weight
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Table 7.2: Gradient of output layer for softmax and argmax classifiers
Label Score δL (Softmax) δL (Argmax)
cat 56 -1 -2
dog 231 1 1
horse 74 0 1
humans 2 0 0
corresponding to cat label. Positive gradient scales down the weight corresponding to the
dog and horse labels (argmax). From simulation higher training accuracy for argmax is
achieved due to this phenomenon.
The weight update is given by




Fig. 7.6 shows the iterative weight update procedure through gradient descent. The total
number of training images is 320, the sample size of 32. Samplesize = (Trainsize/batchsize) =
10. Completing the weight update for 1 sample size is called one epoch.
7.0.2 Performance of ImageNet model for Kaggle database
ImageNet database has 1.2M images in its database. Images are organized in according
with WordNet lexical database. Thousands of images depict each node of the hierarchy.
Pre-trained model of the VGGNet on ImageNet model in the cloud is available for Keras.
The last FC layer has 4Million parameters. The model provides probabilities for 1000
classes. Kaggle database has four classes. We feed in an image from the Kaggle database to
ImageNet. If the top-5 probabilities of VGGNet output correspond to the input image label,
the classification is considered to be correct. ImageNet doesn’t explicitly have humans,
cats, horse classes. If the output probabilities correspond to any of the cat-related classes,
the classification is considered to be correct. Cat related classes are Egyptian, tabby cats,


























Figure 7.7: ImageNet model for VGGNet
Top-5 probabilities if the input label falls within any of the cat family the classification is
considered to be correct.
Table. 7.3 shows the VGG-Net accuracy for Kaggle database. We can observe that
it has less than 30% accuracy. It is 5% higher than the random guess. This experiment
demonstrates the need for local training.
Fig. 7.8 shows the classification result of VGG-Net for horse image from Kaggle
database. The Top-1% probability result corresponds to sorrel leaf, and Top-2% proba-
bility result corresponds to walker hound dog. The misclassified result by VGG-Net shows
the need for local-training.
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Figure 7.8: Classification for horse input from Kaggle database
Fig. 7.9 shows the loss vs. the number of iterations for Kaggle database. We can
observe that the training error goes down within ten iterations itself.
Table. 7.4 shows the training and classification accuracy for softmax and argmax clas-
sifiers with VGGNet. The accuracy is more than 95%.
Fig. 7.10 shows the classification accuracy of the classifier with varying number of
input samples. For larger input sample size the classification accuracy goes down. This
is due to gradients of back-propagation becoming large. Small gradient steps are bene-
ficial for weight update. However, the weight update drops down with more number of
input samples. Reduced weight update reduces memory access and arithmetic operations.
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Figure 7.9: Training loss with number of iterations for VGG-Net trained with Kaggle
database
Table 7.4: Accuracy for softmax and argmax classifiers



















































No. of weight updates
Classification Accuracy
32 samples
Figure 7.10: Classification accuracy vs No. of input samples
Therefore, we trade off 2% reduction of accuracy to get a 32X reduction in weight update.




















































Figure 7.11: System Architecture for Proposed Gradient Descent Update
ture vector from (n − 1)th hidden layer. a is multiplied by the weight vector to get the
output scores. 32 ALUs process feature and the weight vector to produce output scores.
The output scores are stored in buffer close to ALU. 32 gradient estimation units compute
the gradient of the output layer through output scores and training labels. The estimated
gradients are stored in gradient buffer. Gradient and weight are multiplexed used multi-
plexers which feeds the data to ALUs. Multiplexers are controlled by the state machine
which generates control bit for inference and backpropagation. During back-propagation,
the same feature matrix and gradient matrix are used to perform MAC operations. The




is shifted by 10 bits to achieve scaling by 1024 which corre-
sponds to the learning rate of 0.001. The shifted value is subtracted from weights to get a
weight update. This corresponds to 1 epoch.
Fig. ?? shows the proposed 32 ALU processing feature matrix and weight matrices. It
accesses 32 elements from 32 banks of feature (a). From the weight matrix every element is










Figure 7.12: Gradient estimating circuit
written in output buffer. After writing the first column of the output, we write the second
column scores after the next 4096 cycles. To evaluate all the four columns of output score
4096 ∗ 4 cycles are required.
Fig. 7.12 shows the circuit for output layer gradient estimation. Soon as the output
scores are computed, they are passed through gradient estimating circuits. Gradient eval-
uating circuits needs the output scores (z) and training label (Yi). One is added to the
score corresponding to non-training label and subtracted with the score corresponding the
training label. If the result is greater than zero, then the gradient corresponding to the
non-training label will be 1. Otherwise, it will be zero. It is implemented using mux and
comparator circuits. The gradient corresponding to training label will be the negative sum
of all gradients corresponding to non-training labels.
7.0.3 Control logic implementation
Control logic for inference is implemented using counters. There are two sets of counters
implemented. The feature matrix from (n−1)th output layer is of size 32∗4096. Counter1
goes from 0 to 4095. Counter 1 is used access all the elements in 4096 rows sequentially.
Second counter goes from 0 to 3. The second counter is used to access all the four columns
of the weight matrix. For inference, we need 4096 ∗ 4 = 16, 384 clock cycles. Gradient
descent involves output layer gradient evaluation and weight update. The weight update
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Table 7.6: Comparison with traditional GPUs
Proposed design NVDIA Pascal AMD Vega-10
Power 65mW 250W 225W
MAC/cycle 32 3584 4096
Type 14-b Fixed point 32b Floating point 32-Floating point
TOPS 0.16 9.3 13
TOPS/W 2.46 0.03 0.05
also requires 16,390 clock cycles.
7.0.4 Initial DC power simulations
Table. 7.5 shows the initial power from synthesized logic using DC compiler. The power
is estimated at 1V supply, the temperature of (125oC) and clock frequency of 2.5GHz.
Dynamic power is high as expected. The total training time based on a 2.5GHz clock
frequency is 13.1µsec. Power multiplied by time to perform one epoch gives 85µJ.
7.0.5 Comparison with GPU performance
Table. 7.6 shows the performance comparison of our proposed architecture with GPUs.
Proposed design exhibits low TOPS/W due to the limited number of MAC units. Higher




In this dissertation, techniques for performing low power inference and training for edge
computing is presented. We present both system and circuit techniques for enabling intel-
ligence for edge computing.
Chapter 3 describes the always-ON compressed system using compressive sensing.
It is the one of the first ever reported gesture recognition system which was light pow-
ered. Smashed filter technique significantly reduces the data-movement to the processor
and thereby reducing both computation requirement and energy spent during the memory
read.
Chapter 4 describes the 64 multi-input time interleaved SAR ADC performing com-
pressive sensing. It reduces the number of compressive measurements required by a factor
of 2. Time-based compressive sensing is also described in Chapter 4.
Chapter 5 describes SAR and time-based vector multiplying ADCs. SAR-ADC uses
low capacitor values of 50fF to achieve high energy efficiency. Even though time-based
vector multiplying ADC has high INL, the data-driven technique helps to retain the same
accuracy as compared to zero-INL ADC.
Chapter 6 describes time-based computing for reinforcement learning. We use a unique
combination of sensor, MCU, accelerometer, and actuation are used to implement rein-
forcement learning. The time-based technique reduces the time required for explicit time
to digital conversion. DPC based synapse significantly reduces the interconnect energy.
Chapter 7 describes the hardware micro-architecture, data movement and power esti-
mation for batch gradient descent.
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